A 3nV/√Hz rail-to-rail operational amplifier in silicon-on-sapphire with constant transconductance

Analog Integrated Circuits and Signal Processing

Volumn 65, Issue 2, 2010, Pages 311-319

  Weerakoon, Pujitha ^a   Sigworth, Frederick J ^a   Kindlmann, Peter J ^a   Culurciello, Eugenio ^a  

^a Yale University   (United States)

Author keywords

Low noise amplifiers; Operational amplifiers; Rail to rail amplifiers; Silicon on sapphire

Indexed keywords

BIOMEDICAL INSTRUMENTATION; COMMON MODE RANGE; CONSTANT TRANSCONDUCTANCE; ELECTRICAL MEASUREMENT; GAIN-BANDWIDTH PRODUCTS; LOW NOISE; OPEN-LOOP GAIN; RAIL-TO-RAIL; RAIL-TO-RAIL AMPLIFIERS; RAIL-TO-RAIL INPUT; SILICON-ON-SAPPHIRE; VOLTAGE NOISE;

BANDPASS AMPLIFIERS; OPERATIONAL AMPLIFIERS; SAPPHIRE; TRANSCONDUCTANCE;

SILICON ON SAPPHIRE TECHNOLOGY;

EID: 78149281130     PISSN: 09251030     EISSN: 15731979     Source Type: Journal    
DOI: 10.1007/s10470-010-9484-6     Document Type: Article

References (26)

1. Sinencio, E. S., & Andreou, A. G. (1998). Low-voltage low-power integrated circuits and systems. New York: IEEE Press.
2. E. Culurciello P. Pouliquen A. Andreou 2007 A digital isolation amplifier in silicon-on-sapphire CMOS Electronics Letters 43 8 451 452 10.1049/el:20070509
3. Culurciello, E. (2010). Silicon-on-sapphire circuits and systems (1st ed.). New York: McGraw-Hill.
4. Marwick, M., & Andreou, A. (2007). A UV photodetector with internal gain fabricated in silicon on sapphire CMOS. In IEEE sensors 2007 conference, November 2007.
5. P. Weerakoon E. Culurciello 2007 Three-dimensional photodetectors in 3D silicon-on-insulator technology IEEE Electron Device Letters 28 2 117 119 10.1109/LED.2006.889042
6. Fu, Z., Weerakoon, P., & Culurciello, E. (2006). A nano-Watt silicon-on-sapphire ADC using 2C-1C capacitor chain. IEE Electronics Letters, 42(6), 526-528.
7. P. Weerakoon F. Sigworth K. Klemic E. Culurciello 2007 Integrated patch-clamp biosensor for high-density screening of cell conductance IEEE Electron Device Letters 44 2 81 82
8. P. Weerakoon E. Culurciello K. Klemic F. Sigworth 2009 An integrated patch-clamp potentiostat with electrode compensation IEEE transactions on Biomedical Circuits and Systems 3 117 125 10.1109/TBCAS.2008.2005419
9. Culurciello, E., & Andreou, A. (2006). An 8-bit, 1 mW successive approximation ADC in SOI CMOS. IEEE TCAS-II Letters, 53(9), 858-862.
10. Park, J., & Culurciello, E. (2008, May). Back-illuminated ultraviolet image sensor in silicon-on-sapphire. In IEEE international symposium on circuits and systems, ISCAS '07 (pp. 1854-1857). Seattle, WA: IEEE.
11. Sakurai, S., & Ismail, M. (1994). Low voltage CMOS opertional amplifiers: Theory, design and implementation. Boston: Kluwer Academic Publishers.
12. Sakurai, S., & Ismail, M. (1996). Robust design of rail-to-rail CMOS operational amplifiers for a low power supply voltage. IEEE Journal of Solid-State Circuits, 31(2), 146-156.
13. De Langen, K.-J., & Huijsing, J. (1998). Compact low-voltage power-efficient operational amplifier cells for VLSI. Solid-State Circuits IEEE Journal, 33(10), 1482-1496.
14. J. Carrillo G. Torelli R. Perez-Aloe J. Duque-Carrillo 2007 1-v rail-to-rail cmos opamp with improved bulk-driven input stage Solid-State Circuits IEEE Journal 42 3 508 517 10.1109/JSSC.2006.891717
15. Christen, J., & Andreou, A. (2007, May) A self-biased operational transconductance amplifier in 0.18 micron 3d soi-cmos. In IEEE international symposium, pp. 137-140.
16. Eggermont, J. P., Flandre, D., Raskin, J.-P., & Colinge, J.-P. (1998). Potential and modeling of 1-μm soi cmos operational transconductance amplifiers for applications up to 1 GHz. Solid-State Circuits IEEE Journal, 33(4), 640-643.
17. Mercha, A., Rafi, J., Simoen, E., Augendre, E., & Claeys, C. (2003). "Linear kink effect" induced by electron valence band tunnelling in ultrathin gate oxide bulk and Soi MOSFETS. IEEE Transactions on Electronic Devices, 50(7), 1675-1682.
18. Culurciello, E., Andreou, A., & Pouliquen, P. (2002). Modeling hot-electrons effects in silicon-on-sapphire mosfets. In: IEEE international symposium on circuits and systems, Vol. 1, pp. 569-572.
19. Reggiani, L. (Ed.). (1985). Hot electron transport in semiconductors. Berlin: Springer-Verlag Press.
20. Razhavi, B. (2001). Design of CMOS analog integrated circuits. New York: Mcgraw-Hill.
21. Baker, R. J. (2005). CMOS circuit design, layout, and simulation (2nd ed.). New York: Wiley-Interscience.
22. R. Hogervost J. Tero R. Eschauzier J. Huijsing 1994 A compact power-efficient 3V CMOS rail-to-rail input/output operational amplifier for VLSI cell libraries IEEE Journal of Solid-State Circuits 29 12 1505 1513 10.1109/4.340424
23. Sigworth, F. (1983). Electronic design of the patch-clamp. In: Sakmann, B., Neher, E. (Eds.), Single-channel recording (Chap. 1). New York: Plenum Press.
24. Liu, S., Baker, R. (1998, August). Process and temperature performance of a CMOS beta-multiplier voltage reference. In Proceedings of IEEE MWSCAS 1998, pp. 33-36.
25. Ericson, M., Britton, C., Rochelle, J., Blalock, B., Binkley, D. Wintenberg, A., & Williamson, B. (2003). Flicker noise behavior of MOSFETS fabricated in 0.5 μm fully depleted (FD) silicon-on-sapphire (SOS) in weak, moderate and strong inversion. IEEE Transactions on Nuclear Science, 50(4), 963-109.
26. Peregrine. (2008, March). 0.5 um FC design manual (52nd ed.). San Diego, CA: Peregrine Semiconductor Inc.