A self-biased operational transconductance amplifier in 0.18 micron 3D SOI-CMOS

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2007, Pages 137-140

  Christen, Jennifer Blain ^a   Andreou, Andreas G ^a  

^a Johns Hopkins University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

AMPLIFIERS (ELECTRONIC); TRANSCONDUCTANCE; TRANSISTORS;

BIAS LINES; TRANSCONDUCTANCE AMPLIFIER;

CMOS INTEGRATED CIRCUITS;

EID: 34548826525     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/iscas.2007.378240     Document Type: Conference Paper

References (6)

1. "Internation technology roadmap for semiconductors," http://www.itrs.net.
2. M. Koyangi, H. Kurino, K. W. Lee, K. Sakuma, N. Miyakawa, and H. Hitano, "Future system-on-silicon LSI chips," IEEE Micro, pp. 18-22, August 1998.
3. G. Celler and S. Cristoloveanu, "Frontiers of silicon-on-insulator, " Journal of Applied Physics, vol. 93, no. 9, pp. 4955-4978, May 2003.
4. S. Tiwari, H.-S. Kim, S. Kim, A. Kumar, C. C. Liu, and L. Xue, "Three-dimensional integration in silicon electronics," IEEE Lester Eastman Conference on High Performance Devices, pp. 24-33, August 2002.
5. J. A. Burns, B. F. Aull, C. K. Chen, C.-L. Chen, C. L. Keast, J. M. Knecht, V. Suntharalingam, K. Warner, P. W. Wyatt, and D.-R. W. Yost, "A wafer-scale 3-D circuit integration technology," IEEE Transactions on Electron Devices, vol. 53, no. 10, pp. 2507-2516, October 2006.
6. G. O. Workman and J. G. Fossum, "Physical noise modeling of SOI MOSFET's with analysis of the lorentzian component in the low-frequency noise spectrum," IEEE Transactions on Electronics Devices, vol. 47, no. 6, pp. 1192-1201, June 2000.