An 8-Bit 800-μW 1.23-Ms/S Successive Approximation Adc In Soi Cmos

IEEE Transactions on Circuits and Systems II: Express Briefs

Volumn 53, Issue 9, 2006, Pages 858-861

  Andreou, A G ^b  

^a Yale University   (United States)

^b Johns Hopkins University   (United States)

Author keywords

Analog to digital converters (ADCs); low powei; low voltage; silicon on insulator (SOI); silicon on sapphire (SOS); successive approximation (SA)

Indexed keywords

CAPACITANCE; CMOS INTEGRATED CIRCUITS; ELECTRIC POTENTIAL; LOGIC DESIGN; MOSFET DEVICES; SILICON ON INSULATOR TECHNOLOGY;

ANALOG NODES; PARASITIC CAPACITANCES; SILICON ON SAPPHIRE (SOS); SUCCESSIVE APPROXIMATION (SA);

ANALOG TO DIGITAL CONVERSION;

EID: 34047102356     PISSN: 15497747     EISSN: 15583791     Source Type: Journal    
DOI: 10.1109/TCSII.2006.880021     Document Type: Article

References (12)

1. S. Montezapour and E. K. F. Lee, “A 1-V, 8-bit successive approximation ADC in standard CMOS process,” IEEE J. Solid-State Circuits, vol. 35, no. 4, pp. 642–646, Apr. 2000.
2. G. Promitzer, “12-bit low-power fully differential switched capacitor noncalibrating successive approximation ADC with 1 MS/s,” IEEE J. Solid-State Circuits, vol. 36, no. 7, pp. 1138–1143, Jul. 2001.
3. F. Kuttner, “A 1.2 V 10b 20 Msamples/s non-binary successive approximation ADC in 0.13 μm CMOS,” in Proc. IEEE Int. Solid State Circuit Conf., Feb. 2002, vol. 1, pp. 176–177.
4. M. Scott, B. Boser, and K. Pister, “An ultralow-energy ADC for smart dust,” IEEE J. Solid-State Circuits, vol. 38, no. 7, pp. 1123–1129, Jul. 2003.
5. A. G. Andreou, Z. K. Kalayjian, A. Apsel, P. Pouliquen, R. A. Athale, G. Simonis, and R. Reedy, “Silicon on sapphire CMOS for optoelectronic microsystems,” IEEE Circuits Syst. Mag., vol. 1, no. 3, pp. 22–30, 2001.
6. Peregrine, 0.5 um FC Design Manual52nd ed. Peregrine Semiconductor Inc. San Diego, CA, Mar. 2005 [Online]. Available: http://www.peregrine-semi.com/
7. Z. Zhou, B. Pain, and E. R. Fossum, “CMOS active pixel sensor with on-chip successive approximation analog-to-digital converter,” IEEE Trans. Electron Devices, vol. 44, no. 10, pp. 1759–1763, Oct. 1997.
8. R. J. Baker, H. W. Li, and D. E. Boyce, CMOS Circuit Design, Layout and Simulation. New York: IEEE Press, 1998.
9. R. Aparicio and A. Hajimiri, “Capacity limits and matching properties of integrated capacitors,” IEEE J. Solid-State Circuits, vol. 37, no. 3, pp. 384–393, Mar. 2002.
10. H. Walden, “Analog-to-digital converter survey and analysis,” IEEE J. Sel. Areas Commun., vol. 17, no. 4, pp. 539–550, Apr. 1999.
11. J. Sauerbrey, D. Schmitt-Landsiedel, and R. R. Thewes, “A 0.5 V 1 μW successive approximation ADC,” IEEE J. Solid-State Circuits, vol. 38, no. 7, pp. 1261–1265, Jul. 2003.
12. C. Lin and B. Liu, “A new successive approximation architecture for low-power low-cost CMO A/D converters,” IEEE J. Solid-State Circuits, vol. 38, no. 1, pp. 54–62, Jan. 2003.