메뉴 건너뛰기




Volumn 49, Issue 8 PART 2, 2010, Pages

Threshold voltage instability induced by plasma process damage in advanced metal-oxide-semiconductor field-effect transistors

Author keywords

[No Author keywords available]

Indexed keywords

BIAS POWER; CLASSICAL MOLECULAR DYNAMICS; DAMAGE FORMATION; DAMAGED LAYERS; DAMAGED STRUCTURES; DEFECT SITES; DEVICE PARAMETERS; EXPONENTIAL INCREASE; GATE LENGTH; METAL-OXIDE-SEMICONDUCTOR FIELD-EFFECT TRANSISTOR; MOS-FET; MOSFETS; N-CHANNEL; OFF-STATE LEAKAGE CURRENT; OPTICAL ANALYSIS; PHYSICAL DAMAGES; PLASMA PROCESS; PLASMA-INDUCED; PROCESS PARAMETERS; RECESS DEPTH; STANDBY POWER; TECHNOLOGY COMPUTER AIDED DESIGN; VOLTAGE INSTABILITY;

EID: 77958098374     PISSN: 00214922     EISSN: 13474065     Source Type: Journal    
DOI: 10.1143/JJAP.49.08JC02     Document Type: Article
Times cited : (23)

References (44)
  • 1
    • 77958111737 scopus 로고    scopus 로고
    • The International Technology Roadmap for Semiconductors 2007, edition, Front End Process
    • The International Technology Roadmap for Semiconductors 2007 edition, Front End Process (2007).
    • (2007)
  • 27
    • 0003679027 scopus 로고
    • McGraw-Hill, New York, 2nd ed
    • S. M. Sze: VLSI Technology (McGraw-Hill, New York, 1988) 2nd ed.
    • (1988) VLSI Technology
    • Sze, S.M.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.