Physics-based inductance extraction for via arrays in parallel planes for power distribution network design

IEEE Transactions on Microwave Theory and Techniques

Volumn 58, Issue 9, 2010, Pages 2434-2447

  Kim, Jingook ^a   Ren, Liehui ^a   Fan, Jun ^a  

^a MISSOURI UNIVERSITY OF SCIENCE AND TECHNOLOGY   (United States)

Author keywords

Cavity model; decoupling capacitor; equivalent total inductance; integrated circuit (IC) pin layout; parallel planes; power distribution network (PDN); via inductance extraction

Indexed keywords

CAVITY MODEL; DECOUPLING CAPACITOR; EQUIVALENT TOTAL INDUCTANCE; PARALLEL PLANES; POWER DISTRIBUTION NETWORK; VIA INDUCTANCE EXTRACTION;

CAPACITORS; DISTRIBUTED PARAMETER NETWORKS; ELECTRIC CONVERTERS; ELECTRIC NETWORK ANALYSIS; INTEGRATED CIRCUITS;

INDUCTANCE;

EID: 77956615453     PISSN: 00189480     EISSN: None     Source Type: Journal    
DOI: 10.1109/TMTT.2010.2058278     Document Type: Article

References (33)

1. T. Sudo, H. Sasaki, N. Masuda, and J. L. Drewniak, "Electromagnetic interference (EMI) of system-on-package (SOP)," IEEE Trans. Adv. Packag., vol.27, no.2, pp. 304-314, May 2004.
2. L. D. Smith, R. E. Anderson, D. W. Forehand, T. J. Pelc, and T. Roy, "Power distribution system design methodology and capacitor selection for modern CMOS technology," IEEE Trans. Adv. Packag., vol.22, no.3, pp. 284-291, Aug. 1999.
3. T. H. Hubing, J. L. Drewniak, T. P. Van Doren, and D. M. Hockanson, "Power bus decoupling on multilayer printed circuit boards," IEEE Trans. Electromagn. Compat., vol.37, no.2, pp. 155-166, May 1995.
4. X. D. Cai, G. L. Costache, R. Laroussi, and R. Crawhall, "Numerical extraction of partial inductance of package reference (power/ground) planes," in Proc. IEEE Int. Electromagn. Compat. Symp., Aug. 1995, pp. 12-15.
5. A. E. Ruehli and A. C. Cangellaris, "Application of the partial element equivalent circuit (PEEC) method to realistic printed circuit board problem," in Proc. IEEE Int. Electromagn. Compat. Symp., Aug. 1998, pp. 182-187.
6. B. Archambeault, "Using the partial element equivalent circuit (PEEC) simulation technique to properly analyze power/ground plane EMI decoupling performance," in Proc. 16th Annu. Rev. Progr. Appl. Comput. Electromagn., Mar. 2000, vol.1, pp. 423-430.
7. X. Ye, D. M. Hockanson, M. Li, Y. Ren, W. Cui, J. L. Drewniak, and R. E. DuBroff, "EMI mitigation with multilayer power-bus stacks and via stitching of reference planes," IEEE Trans. Electromagn. Compat., vol.43, no.4, pp. 538-548, Nov. 2001.
8. K. Li, M. A. Tassoudji, S. Y. Poh, M. Tsuk, R. T. Shin, and J. A. Kong, "FDTD analysis of electromagnetic radiation from modules-on-back plane configuration," IEEE Trans. Electromagn. Compat., vol.37, no.3, pp. 326-332, Aug. 1995.
9. K. Lee and A. Barber, "Modeling and analysis of multichip module power supply planes," IEEE Trans. Compon., Packag., Manuf. Technol. B, vol.18, no.4, pp. 628-639, Nov. 1995.
10. Y. T. Lo, W. Solomon, and W. F. Richards, "Theory and experiment in microstrip antennas," IEEE Trans. Antennas Propag., vol.AP-7, no.2, pp. 137-145, Mar. 1979.
11. Y. Jeong, A. C. W. Lu, L. L. Wai, W. Fan, B. K. Lok, H. Park, and J. Kim, "Hybrid analytical modeling method for split power bus in multilayered package," IEEE Trans. Electromagn. Compat., vol.48, no.1, pp. 82-94, Feb. 2006.
12. J. Kim, Y. Jeong, J. Kim, J. Lee, C. Ryu, J. Shim, M. Shin, and J. Kim, "Modeling and measurement of interlevel electromagnetic coupling and fringing effect in a hierarchical power distribution network using segmentation method with resonant cavity model," IEEE Trans. Adv. Packag., vol.31, no.3, pp. 544-557, Aug. 2008.
13. S. Hsu and R.Wu, "Full-wave characterization of a through hole via in multilayered packaging," IEEE Trans. Microw. Theory Tech., vol.43, no.5, pp. 1073-1081, May 1995.
14. P. C. Cherry and M. F. Iskander, "FDTD analysis of high frequency electronic interconnection effects," IEEE Trans. Microw. Theory Tech., vol.43, no.10, pp. 2445-2451, Oct. 1995.
15. H. Kim, J. Kim, Y. Jeong, J. Park, and J. Kim, "Analysis of via distribution effect on multi-layered power/ground transfer impedance of high-performance packages," in Proc. IEEE 11th Electr. Perform. Electron. Packag. Top. Meeting, Oct. 2002, pp. 171-174.
16. C. L. Holloway and E. F. Kuester, "Net and partial inductance of a microstrip ground plane," Proc. IEEE Trans. Electromagn. Compat., vol.40, no.1, pp. 33-46, Feb. 1998.
17. J. Fan, J. L. Drewniak, and J. L. Knighten, "Lumped circuit model extraction for vias in multilayer substrates," IEEE Trans. Electromagn. Compat., vol.45, no.2, pp. 272-280, May 2003.
18. C. R. Paul, Introduction to Electromagnetic Fields. New York: WCB/ McGraw-Hill, 1997.
19. F. W. Grover, Inductance Calculations: Working Formulas and Tables. New York: Dover, 1946.
20. J. Fan, W. Cui, J. L. Drewniak, T. P. Van Doren, and J. L. Knighten, "Estimating the noise mitigation effect of local decoupling in printed circuit boards," IEEE Trans. Adv. Packag., vol.25, no.2, pp. 154-165, May 2002.
21. Y. Zhang, J. Fan, A. R. Chada, and J. L. Drewniak, "A concise multiple scattering method for via array analysis in a circular plate pair," in Proc. Elect. Design Adv. Packag. Syst. Symp., Dec. 2008, pp. 143-146.
22. L. Ren, J. Kim, G. Feng, B. Archambeault, J. L. Knighten, J. Drewniak, and J. Fan, "Frequency-dependent via inductances for accurate power distribution network modeling," in Proc. IEEE Int. Electromagn. Compat. Symp., Aug. 2009, pp. 63-68.
23. J. Kim, J. Kim, L. Ren, J. Fan, J. Kim, and J. L. Drewniak, "Extraction of equivalent inductance in package-PCB hierarchical power distribution network," in Proc. IEEE 18th Elect. Perform. Electron. Packag. Syst. Conf., Oct. 2009, pp. 109-112.
24. J. Kim, M. D. Rotaru, S. Baek, J. Park, M. K. Iyer, and J. Kim, "Analysis of noise coupling from a power distribution network to signal traces in high-speed multilayer printed circuit boards," IEEE Trans. Electromagn. Compat., vol.48, no.2, pp. 319-330, May 2006.
25. M. Mondal, S. Connor, B. Archambeault, and V. Jandhyala, "Including the impact of connecting vias in the performance metric evaluation for board-level optimization of decoupling capacitors," in Proc. IEEE Elect. Perform. Electron. Packag. Top. Meeting, Oct. 2008, pp. 177-180.
26. C.Wang, J. Mao, G. Selli, S. Luan, L. Zhang, J. Fan, D. J. Pommerenke, R. E. Dubroff, and J. L. Drewniak, "An efficient approach for power delivery network design with closed-form expressions for parasitic interconnect inductance," IEEE Trans. Adv. Packag., vol.29, no.2, pp. 320-334, May 2006.
27. T. Okishi, Y. Uehara, and T. Takeuchi, "The segmentation method-an approach to the analysis of microwave planar circuit," IEEE Trans. Microw. Theory Tech., vol.MTT-24, no.10, pp. 662-668, Oct. 1976.
28. S. Chun, M. Swaminathan, L. Smith, J. Srinivasan, Z. Jin, and M. K. Iyer, "Modeling of simultaneous switching noise in high speed systems," IEEE Trans. Adv. Packag., vol.24, no.2, pp. 132-142, May 2001.
29. M. Swaminathan and A. E. Engin, Power Integrity Modeling and Design for Semiconductors and Systems. Westford, MA: Prentice-Hall, 2007, ch. 1.
30. C.Wang, J. Mao, G. Selli, S. Luan, L. Zhang, J. Fan, D. J. Pommerenke, R. E. Dubroff, and J. L. Drewniak, "An efficient approach for power delivery network design with closed-form expressions for parasitic interconnect inductances," IEEE Trans. Adv. Packag., vol.29, no.2, pp. 320-334, May 2006.
31. K. F. Lee and W. Chen, Advances in Microstrip and Printed Antennas. New York: Wiley, 1997, ch. 5.
32. W. F. Richards and Y. T. Lo, "A wide-band multiport theory for thin microstrip antennas," in Proc. IEEE Int. Antennas Propag. Symp., Jun. 1981, pp. 7-10.
33. Y. Zhang and J. Fan, "An intrinsic circuit model for multiple vias in an irregular plate pair through rigorous electromagnetic analysis," IEEE Trans. Microw. Theory Tech., 2010, accepted for publication.