A communication-theoretic approach to phase change storage

IEEE International Conference on Communications

Volumn , Issue , 2010, Pages

  Franceschini, Michele ^a   Lastras Montaño, Luis A ^a   Jagmohan, Ashish ^a   Sharma, Mayank ^a   Cheek, Roger ^a   Lee, Ming Hsiu ^b  

^a IBM T J WATSON RESEARCH CENTER   (United States)

^b MACRONIX INTERNATIONAL CO LTD   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

DETECTION SCHEME; PHASE CHANGE; RETENTION TIME; STORAGE CAPACITY; STORAGE TIME; THEORETIC MODEL; TIME GAP; TRELLIS CODED MODULATION;

COMMUNICATION; INFORMATION THEORY;

PHASE CHANGE MEMORY;

EID: 77955404422     PISSN: 05361486     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICC.2010.5502494     Document Type: Conference Paper

References (20)

1. L. Crippa, R. Micheloni, I. Motta, and M. Sangalli, "Nonvolatile memories: NOR vs. NAND architectures," in Memories in Wireless Systems. Springer Berlin Heidelberg, 2008, pp. 29-53.
2. N. Mielke, T. Marquart, N. Wu, J. Kessenich, H. Belgal, E. Schares, F. Trivedi, E. Goodness, and L. R. Nevill, "Bit error rate in NAND flash memories," in IEEE International Reliability Physics Symposium, 2008. IRPS 2008, 2008, pp. 9-19.
3. S. Raoux and M. Wuttig, Phase Change Materials: Science and Applications. Springer Verlag, 2009.
4. T. Nirschl, J. B. Philipp, T. D. Happ, G. W. Burr, B. Rajendran, M. H. Lee, A. Schrott, M. Yang, M. Breitwisch, and C. F. Chen, "Write strategies for 2 and 4-bit multi-level phase-change memory," IEEE International Electron Devices Meeting, 2007. IEDM 2007., pp. 461-464, 2007.
5. A. Pirovano, A. L. Lacaita, F. Pellizzer, S. A. Kostylev, A. Benvenuti, and R. Bez, "Low-field amorphous state resistance and threshold voltage drift in chalcogenide materials," IEEE Transactions on Electron Devices, vol. 51, no. 5, p. 714719, 2004.
6. G. Ungerboeck, "Channel coding with multilevel/phase signals," IEEE Transactions on Information Theory, vol. 28, no. 1, pp. 55-67, 1982.
7. R. A. Cobley and C. D. Wright, "Parameterized Spice Model of Phase-Change RAM Device," IEEE Transactions on Electron Devices, vol. 53, no. 1, pp. 112-117, Jan. 2006.
8. D. Ventrice, P. Fantini, A. Redaelli, A. Pirovano, A. Benvenuti, F. Pellizzer, "A Phase Change Memory Compact Model for Multilevel Applications," IEEE Electron Device Letters, vol. 28, no. 11, pp. 973-9750, Nov. 2007.
9. K. Sonoda et al., "A Compact Model of Phase-Change Memory Based on Rate Equations of Crystallization and Amorphization," IEEE Transactions on Electron Devices, vol. 55, no. 7, pp. 1672-1660, Jul. 2008.
10. D.-H. Kang et al., "Two-bit cell operation in diode-switch phase change memory cells with 90nm technology," in Proc. VLSI'08, Hyderabad, January 4-8 2008.
11. D. Ielmini, A. L. Lacaita, D. Mantegazza, and D. E. e Informazione, "Recovery and drift dynamics of resistance and threshold voltages in phase-change memories," IEEE Transactions on Electron Devices, vol. 54, no. 2, p. 308315, 2007.
12. I. V. Karpov, M. Mitra, D. Kau, G. Spadini, Y. A. Kryukov, and V. G. Karpov, "Fundamental drift of parameters in chalcogenide phase change memory," Journal of Applied Physics, vol. 102, p. 124503, 2007.
13. D. Ielmini, S. Lavizzari, D. Sharma, and A. Lacaita, "Physical interpretation, modeling and impact on phase change memory (PCM) reliability of resistance drift due to chalcogenide structural relaxation," in Electron Devices Meeting, 2007. IEDM 2007. IEEE International, 2007, pp. 939-942.
14. S. Lavizzari, D. Ielmini, D. Sharma, and A. Lacaita, "Reliability impact of Chalcogenide-Structure relaxation in Phase-Change memory (PCM) Cells - Part II: Physics-Based modeling," Electron Devices, IEEE Transactions on, vol. 56, no. 5, pp. 1078-1085, 2009.
15. A. Redaelli, A. Pirovano, A. Locatelli, and F. Pellizzer, "Numerical implementation of low field resistance drift for phase change memory simulations," in Non-Volatile Semiconductor Memory Workshop and International Conference on Memory Technology and Design. NVSMW/ICMTD 2008. Joint, 2008, pp. 39-42.
16. R. Blahut, "Computation of channel capacity and rate-distortion functions," IEEE transactions on Information Theory, vol. 18, no. 4, pp. 460-473, 1972.
17. L. A. Lastras-Montano, M. Franceschini, T. Mittelholzer, and M. Sharma, "Rewritable storage channels," in Proc. ISITA'08, Auckland, New Zealand, 7th - 10th Dec. 2008.
18. F. Bedeschi, R. Fackenthal, C. Resta, E. M. Donze, M. Jagasivamani, E. Buda, F. Pellizzer, D. Chow, A. Cabrini, and G. M. A. Calvi, "A multi-level-cell bipolar-selected phase-change memory," Solid-State Circuits Conference, 2008. ISSCC 2008. Digest of Technical Papers. IEEE International, pp. 428-625, 2008.
19. S. Lin and D. J. Costello, Error Control Coding, 2nd ed. Prentice Hall, Jun. 2004.
20. S. T. Brink, G. Kramer, and A. Ashikhmin, "Design of low-density parity-check codes for modulation and detection," IEEE Transactions on Communications, vol. 52, no. 4, pp. 670-678, 2004.