Window optimization of reversible and quantum circuits

Proceedings of the 13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems, DDECS 2010

Volumn , Issue , 2010, Pages 341-345

  Soeken, Mathias ^a   Wille, Robert ^a   Dueck, Gerhard W ^b   Drechsler, Rolf ^a  

^a UNIVERSITY OF BREMEN   (Germany)

^b UNIVERSITY OF NEW BRUNSWICK   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION SCENARIO; EMERGING TECHNOLOGIES; LOW-POWER DESIGN; QUANTUM CIRCUIT; QUANTUM COMPUTATION; SUB-CIRCUITS;

COMPUTATIONAL LINGUISTICS; DESIGN; ELECTRIC POWER SUPPLIES TO APPARATUS; LOGIC CIRCUITS; QUANTUM COMPUTERS;

OPTIMIZATION;

EID: 77954902983     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DDECS.2010.5491754     Document Type: Conference Paper

References (19)

1. M. Nielsen and I. Chuang, Quantum Computation and Quantum Information. Cambridge Univ. Press, 2000.
2. B. Desoete and A. D. Vos, "A reversible carry-look-ahead adder using control gates," INTEGRATION, the VLSI Jour., vol. 33, no. 1-2, pp. 89-104, 2002.
3. V. V. Shende, A. K. Prasad, I. L. Markov, and J. P. Hayes, "Synthesis of reversible logic circuits," IEEE Trans. on CAD, vol. 22, no. 6, pp. 710-722, 2003.
4. D. M. Miller, D. Maslov, and G. W. Dueck, "A transformation based algorithm for reversible logic synthesis," in Design Automation Conf., 2003, pp. 318-323.
5. P. Kerntopf, "A new heuristic algorithm for reversible logic synthesis," in Design Automation Conf., 2004, pp. 834-837.
6. P. Gupta, A. Agrawal, and N. K. Jha, "An algorithm for synthesis of reversible logic circuits," IEEE Trans. on CAD, vol. 25, no. 11, pp. 2317-2330, 2006.
7. D. Große, R. Wille, G. W. Dueck, and R. Drechsler, "Exact synthesis of elementary quantum gate circuits for reversible functions with don't cares," in Int'l Symp. on Multi-Valued Logic, 2008, pp. 214-219.
8. D. Maslov, G. W. Dueck, and D. M. Miller, "Techniques for the synthesis of reversible toffoli networks," ACM Trans. Design Autom. Electr. Syst., vol. 12, no. 4, 2007.
9. D. Große, R. Wille, G. W. Dueck, and R. Drechsler, "Exact multiple control Toffoli network synthesis with SAT techniques," IEEE Trans. on CAD, vol. 28, no. 5, pp. 703-715, 2009.
10. D. Maslov, G. W. Dueck, and D. M. Miller, "Toffoli network synthesis with templates," IEEE Trans. on CAD, vol. 24, no. 6, pp. 807-817, 2005.
11. D. Maslov, C. Young, G. W. Dueck, and D. M. Miller, "Quantum circuit simplification using templates," in Design, Automation and Test in Europe, 2005, pp. 1208-1213. (Pubitemid 44172174)
12. J. Zhong and J. Muzio, "Using crosspoint faults in simplifying Toffoli networks," in IEEE North-East Workshop on Circuits and Systems, 2006, pp. 129-132.
13. A. K. Prasad, V. V. Shende, I. L. Markov, J. P. Hayes, and K. N. Patel, "Data structures and algorithms for simplifying reversible circuits," J. Emerg. Technol. Comput. Syst., vol. 2, no. 4, pp. 277-293, 2006.
14. E. F. Fredkin and T. Toffoli, "Conservative logic," International Journal of Theoretical Physics, vol. 21, no. 3/4, pp. 219-253, 1982.
15. A. Peres, "Reversible logic and quantum computers," Phys. Rev. A, no. 32, pp. 3266-3276, 1985.
16. T. Toffoli, "Reversible computing," in Automata, Languages and Programming, W. de Bakker and J. van Leeuwen, Eds. Springer, 1980, p. 632, technical Memo MIT/LCS/TM-151, MIT Lab. for Comput. Sci.
17. R. Wille, D. Große, L. Teuber, G. W. Dueck, and R. Drechsler, "RevLib: an online resource for reversible functions and reversible circuits," in Int'l Symp. on Multi-Valued Logic, 2008, pp. 220-225, RevLib is available at http://www.revlib.org.
18. A. Barenco, C. H. Bennett, R. Cleve, D. DiVinchenzo, N. Margolus, P. Shor, T. Sleator, J. Smolin, and H. Weinfurter, "Elementary gates for quantum computation," The American Physical Society, vol. 52, pp. 3457-3467, 1995.
19. R. Wille, D. Große, G. Dueck, and R. Drechsler, "Reversible logic synthesis with output permutation," in VLSI Design, 2009, pp. 189-194.