History-based dynamic voltage scaling with few number of voltage modes for GALS NoC

2010 5th International Conference on Future Information Technology, FutureTech 2010 - Proceedings

Volumn , Issue , 2010, Pages

  Rahimi, Abbas ^a   Salehi, Mostafa E ^a   Fattah, Mohammad ^a   Mohammadi, Siamak ^a  

^a UNIVERSITY OF TEHRAN   (Iran)

Author keywords

[No Author keywords available]

Indexed keywords

90NM CMOS; DYNAMIC VOLTAGE SCALING; LEAKAGE POWER; LINK UTILIZATION; SATURATED NETWORK; SPICE SIMULATIONS; TRAFFIC LOADS; VOLTAGE MODE;

CMOS INTEGRATED CIRCUITS; INFORMATION TECHNOLOGY; ROUTERS;

VOLTAGE STABILIZING CIRCUITS;

EID: 77954403961     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FUTURETECH.2010.5482684     Document Type: Conference Paper

References (21)

1. D. M. Brooks et al. "Power-Aware microarchitecture: design and modeling challenges for next-generation microprocessors," IEEE Micro, vol.20, no.6, pp. 26-44, Nov./Dec. 2000.
2. C. Xian, Y. H. Lu, and Z. Li, "Dynamic voltage scaling for multitasking real-time systems with uncertain execution time," IEEE Trans. on computer-aided design of integrated circuits and systems, vol.27, no.8, pp. 1467-1488, August 2008.
3. U. Y. Ogras, R. Marculescu, D. Marculescu, E. G. Jung, "Design and management of voltage-frequency island partitioned networks-on-chip," IEEE Trans. on Very Large Scale Integration Systems, vol.17, no.3, pp. 330-341, March 2009.
4. Benini, L. De Micheli,G. "Networks on chips: a new SoC paradigm," IEEE Comp., vol.35, no.1, pp. 70-78, 2002.
5. W. J. Dally and B. Towles, "Route packets, not wires: Onchip interconnection networks," in Proc. DAC, Jun. 2001, pp. 684-689.
6. D. M. Chapiro, "Globally asynchronous locally synchronous systems," PhD thesis, Stanford University, CA, USA, 1984.
7. A. Iyer and D. Marculescu, "Power and performance evaluation of globally asynchronous locally synchronous processors," in Proc. ISCA, 2002, pp. 652-661.
8. G. Semeraro et al., "Energy-efficient processor design using multiple clock domains with dynamic voltage and frequency scaling," in Proc. ISHPC, 2002, pp. 29-40.
9. G. P. Semeraro et al., "Hiding synchronization delays in GALS processor microarchitecture," in Proc. ASYNC, 2004, pp. 159-169.
10. U. Y. Ogras, R. Marculescu, P. Choudhary, D. Marculescu, E. G. Jung, " Voltage-frequency island partitioning for GALS-based networks-on-chip, " in Proc. of the 44th DAC, 2007, pp. 110-115.
11. Q. Wu, P. Juang, M. Martonosi, and D. W. Clark "Formal online methods for voltage/frequency control in multiple clock domain microprocessors," in Proc. of ASPLOS'04, October, 2004, pp. 248-259.
12. G. Magklis, P. Chaparro, J. Gonzalez, A. Gonzalez, "Independent front-end and back-end dynamic voltage scaling for a GALS microarchitecture, " in Proc. of ISLPED '06, October 2006, pp. 49-54.
13. L. Shang, L.-S. Peh, N.K. Jha, "Dynamic voltage scaling with links for power optimization of interconnection networks," in Proc. of the 9th International Symposium on High-Performance Computer Architecture, 2003, pp. 91- 102.
14. E. Beigné, F. Clermidy, S. Miermont, P. Vivet, "Dynamic voltage and frequency scaling architecture for Units integration within a GALS NoC," in Proc. of the Second ACM/IEEE International Symposium on Networks-on- Chip, 2008, pp. 129-138.
15. A. Rahimi, M. E. Salehi, S. Mohammadi, S. M. Fakhraie, A. Azarpeyvand, "Energy/throughput trade-off in a fully asynchronous NoC for GALS-based MPSoC architectures," in Proc. of 5th International Conference on Design & Technology of Integrated Systems in Nanoscale era (DTIS), 2010, in press.
16. B. Gorjiara, N. Bagherzadeh, P. Chou, "An efficient voltage scaling algorithm for complex SoCs with few number of voltage modes," in Proc. ISLPED, 2004, pp. 381-386.
17. A. Sheibanyrad, A. Greiner, I. Miro-Panades, "Multisynchronous and fully asynchronous NoCs for GALS architectures," IEEE Design & Test, vol.25, no.6, pp. 572-580, November 2008.
18. A. Sheibanyrad and A. Greiner, "Two efficient synchronous ↔ asynchronous converters well-suited for network on chip in GALS architectures," in Proc. Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation (PATMOS 06), LNCS 4148, Springer Berlin, 2006, pp. 191-202.
19. S. E. Lee, N. Bagherzadeh, "A variable frequency link for a power-aware network-on-chip (NoC)," Integration, the VLSI Journal, v.42 n.4, September 2009, pp.479-485.
20. V.Soteriou, N.Eisley, L.-S.Peh, "Software-directed poweraware interconnection networks," ACM Transactions on Architecture and Code Optimization (TACO), v.4 n.5, 2007.
21. K. Flautner, S. Reinhardt, and T. Mudge, "Automatic performance setting for dynamic voltage scaling," ACM Wireless Networks, v.8 n.5, September 2002, pp. 507-520.