Logic synthesis and circuit customization using extensive external don't-cares

ACM Transactions on Design Automation of Electronic Systems

Volumn 15, Issue 3, 2010, Pages

  Chang, Kai Hui ^a   Bertacco, Valeria ^a   Markov, Igor L ^a   Mishchenko, Alan ^b  

^a UNIVERSITY OF MICHIGAN   (United States)

^b UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Circuit customization; Don't care optimization; Logic synthesis

Indexed keywords

CARE OPTIMIZATION; CIRCUIT FUNCTIONS; DESIGN METHODOLOGY; DIGITAL SYNTHESIS; INPUT VECTOR; IP BLOCK; LOGIC SYNTHESIS; NOVEL TECHNIQUES; POWER CONSUMPTION; SIMULATION-BASED; SYSTEM ON CHIPS; VERIFICATION ENVIRONMENT;

APPLICATION SPECIFIC INTEGRATED CIRCUITS; DIGITAL INTEGRATED CIRCUITS; MICROPROCESSOR CHIPS; OPTIMIZATION;

LOGIC CIRCUITS;

EID: 77953561684     PISSN: 10844309     EISSN: 15577309     Source Type: Journal    
DOI: 10.1145/1754405.1754411     Document Type: Article

References (37)

1. ABC. 2007. Berkeley logic synthesis and verification group, ABC: A system for sequential synthesis and verification, release 80308.
2. AUSTIN, T. M., BERTACCO, V., BLAAUW, D., AND MUDGE, T. N. 2005. Opportunities and challenges for better than worst-case design. In Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC'05). 2-7.
3. AUSTIN, T. M., LARSON, E., AND ERNST, D. 2002. SimpleScalar: An infrastructure for computer system modeling. IEEE Comput. 35, 2, 59-67.
4. AVERY. 2008. Avery design systems. http://www.avery-design.com/.
5. BERTACCO, V. 2005. Scalable Hardware Verification with Symbolic Simulation. Springer.
6. BERTACCO, V., AUSTIN, T., AND WAGNER, I. 2007. Bug underground project. http://bug.eecs.umich.edu/.
7. BRAYTON, R. K., GAO, M., JIANG, J.-H. R., JIANG, Y., LI, Y., MISHCHENKO, A., SINHA, S., AND VILLA, T. 2002. Optimization of multi-value multi-level networks. In Proceedings of the IEEE International Symposium on Multiple-Valued Logic (ISMVL'02). 168-177.
8. CHANG, K.-H., BERTACCO, V., AND MARKOV, I. L. 2009. Customizing IP cores for system-on-chip designs using extensive external don't-cares. In Proceedings of the Conference and Exhibition on Design, Automation and Test in Europe (DATE'09). 582-585.
9. CHOUDHURY, M. R. AND MOHANRAM, K. 2009. Masking timing errors on speed-paths in logic circuits. In Proceedings of the Conference and Exhibition on Design, Automation and Test in Europe (DATE'09). 87-92.
10. CONSTANTINIDES, K., PLAZA, S., BLOME, J. A., ZHANG, B., BERTACCO, V., MAHLKE, S. A., AUSTIN, T. M., AND ORSHANSKY, M. 2006. BulletProof: A defect-tolerant CMP switch architecture. In Proceedings of the International Symposium on High-Performance Computer Architecture (HPCA'06). 5-16.
11. CRAIG, W. 1957. Linear reasoning: A new form of the Herbrand-Gentzen theorem. J. Symb. Logic 22, 3, 250-287.
12. EÉN, N. AND SÖRENSSON, N. 2003. An extensible SAT-solver. In Proceedings of the International Conference on Theory and Applications of Satisfiability (SAT'03). 502-518.
13. E E TIMES. 2008. EDA sales jump in Q4. http://www.eetimes.com/ showarticle.jhtml?articleid=207001548.
14. GANAI, M. K. AND GUPTA, A. 2007. SAT-Based Scalable Formal Verification Solutions. Springer.
15. GORJIARA, B. AND GAJSKI, D. 2008. Automatic architecture refinement techniques for customizing processing elements. In Proceedings of the IEEE/ACM Design Automation Conference (DAC'08). 379-384.
16. LAI, C.-Y., HUANG, C.-Y., AND KHOO, K.-Y. 2008. Improving constant-coefficient multiplier verification by partial product identification. In Proceedings of the Conference and Exhibition on Design, Automation and Test in Europe (DATE'08). 813-818.
17. LAKSHMINARAYANA, G., RAGHUNATHAN, A., KHOURI, K. S., AND JHA, N. K. 2001. Method for synthesis of common-case optimized circuits to improve performance and power dissipation. United States Patent 6,308,313 B1.
18. MATSUNAGA, Y. AND FUJITA, M. 1989. Multi-Level logic optimization using binary decision diagrams. In Proceedings of the IEEE International Conference on Computer-Aided Design (ICCAD'89). 556-559.
19. MCMILLAN, K. L. 2003. Interpolation and SAT-based model checking. In Proceedings of the International Conference on Computer-Aided Verification (CAV'03). 1-13.
20. MISHCHENKO, A., BRAYTON, R., JIANG, J.-H. R., AND JANG, S. 2007. SAT-Based logic optimization and resynthesis. In Proceedings of the International Workshop on Logic and Synthesis (IWLS'07). 358-364.
21. MUROGA, S., KAMBAYASHI, Y., LAI, H. C., AND CULLINEY, J. N. 1989. The transduction method-design of logic networks based on permissible functions. IEEE Trans. Comput. 38, 10, 1404-1424.
22. MVSIS. 2005. http://www-cad.eecs.berkeley.edu/respep/research/mvsis.
23. PLAZA, S., CHANG, K.-H., MARKOV, I. L., AND BERTACCO, V. 2007. Node mergers in the presence of don't cares. In Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC'07). 414-419.
24. RAJSKI, J. AND VASUDEVAMURTHY, J. 1992. The testability-preserving concurrent decomposition and factorization of Boolean expressions. IEEE Trans. Comput.-Aid. Des. Integr. Circ. Syst. 11, 6, 778-793.
25. RUDELL, R. L. AND SANGIOVANNI-VINCENTELLI, A. L. 1987. Multiple-Valued minimization for PLA optimization. IEEE Trans. Comput.-Aid. Des. Integr. Circ. Syst. 6, 5, 727-750.
26. SARBISHEI, O., TABANDEH, M., ALIZADEH, B., AND FUJITA, M. 2009. High-Level optimization of integer multipliers over a finite bit-width with verification capabilities. In Proceedings of the ACM/IEEE International Conference on Formal Methods and Models for Codesign (MEMOCODE'09). 56-65.
27. SAVOJ, H. AND BRAYTON, R. K. 1990. The use of observability and external don't cares for the simplification of multi-level networks. In Proceedings of the IEEE/ACM Design Automation Conference (DAC'90). 297-301.
28. SCHNARR, E. AND LARUS, J. R. 1998. Fast out-of-order processor simulation using memoization. In Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS'98). 283-294.
29. SHANNON, C. E. 1948. A mathematical theory of communication. The Bell Syst. Tech. J. 27, 379-423.
30. SPECINT. 2000. SpecINT2000 benchmarks, http://www.spec.org/.
31. VERMA, A. K., BRISK, P., AND IENNE, P. 2008. Variable latency speculative addition: A new paradigm for arithmetic circuit design. In Proceedings of the Conference and Exhibition on Design, Automation and Test in Europe (DATE'08). 1250-1255.
32. WAGNER, I., BERTACCO, V., AND AUSTIN, T. M. 2005. StressTest: An automatic approach to test generation via activity monitors. In Proceedings of the IEEE/ACM Design Automation Conference (DAC'05). 783-788.
33. WAGNER, I., BERTACCO, V., AND AUSTIN, T. M. 2006. Shielding against design flaws with field repairable control logic. In Proceedings of the IEEE/ACM Design Automation Conference (DAC'06). 344-347.
34. WALKO, J. 2007. Europe suppliers score in Apple's iPhone, http://eetimes.eu-showarticle.jhtml?articleid=200001829. (EETimes Europe).
35. YAMASHITA, S., SAWADA, H., AND NAGOYA, A. 1996. A new method to express functional permissibilities for LUT based FPGAs and its applications. In Proceedings of the IEEE International Conference on Computer-Aided Design (ICCAD'96). 254-261.
36. YAMASHITA, S., SAWADA, H., AND NAGOYA, A. 2000. SPFD: A new method to express functional flexibility. IEEE Trans. Comput.-Aid. Des. Integr. Circ. Syst. 19, 8, 840-849.
37. YANG, Y.-S., SINHA, S., VENERIS, A. G., AND BRAYTON, R. K. 2007. Automating logic rectification by approximate SPFDs. In Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC'07). 402-407.