Improving constant-coefficient multiplier verification by partial product identification

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2008, Pages 813-818

  Lai, Chao Yue ^a   Huang, Chung Yang ^a   Khoo, Kei Yong ^b  

^a NATIONAL TAIWAN UNIVERSITY   (Taiwan)

^b CADENCE DESIGN SYSTEMS   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DIGITAL ARITHMETIC; DIGITAL SIGNAL PROCESSING; INDUSTRIAL ENGINEERING; SIGNAL PROCESSING; TESTING;

COEFFICIENT MULTIPLIER; FUNDAMENTAL COMPONENTS; NUMBER REPRESENTATIONS; PARTIAL PRODUCTS; VERIFICATION PROCESSES;

ELECTRONIC DOCUMENT IDENTIFICATION SYSTEMS;

EID: 49749127613     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2008.4484774     Document Type: Conference Paper

References (13)

1. R. E. Bryant, and Y. -A. Chen, "Verification of Arithmetic Circuits with Binary Moment Diagrams", Proceedings of the Design Automation Conference, 1995, pp. 535-541.
2. Y.-A. Chen and R. E. Bryant, "*PHDD: An Efficient Graph Representation for Floating Point Circuit Verification", Proceedings of the International Conference on Computer-Aided Design, 1997, pp. 2-7.
3. Y.-A. Chen and J.-C. Chen, "Equivalence Checking of Integer Multipliers", Proceedings of Asia and South Pacific Design Automation Conference, 2001, pp. 169-174.
4. Y.-T. Chang , K.-T. Cheng, "Induction-Based Gate-Level Verification of Multipliers", Proceedings of the International Conference on Computer-Aided Design, 2001, pp. 190-193.
5. A. D. Booth, "A Signed Binary Multiplication Technique", Quarterly Journal of Mechanics and Applied Mathematics, vol. 4, no. 2, 1951, pp. 236-240.
6. C. S. Wallace, "A Suggestion for a Fast Multiplier", IEEE Transaction on Computers, Vol. EC13, 1964, pp.14-17.
7. M. Fujita, "Verification of Arithmetic Circuits by Comparing Two Similar Circuits", Proceedings of International Conference on Computer Aided Verification, 1996, pp. 159-168.
8. D. Brand, "Verification of Large Synthesized Designs", Proceedings of International Conference on Computer-Aided Design, 1993, pp.534-537.
9. D. Stoffel and W. Kunz, "Verification of Integer Multipliers on the Arithmetic Bit Level", Proceedings of International Conference on Computer-Aided Design, 2001, pp. 183-189.
10. K. Hwang, "Computer Arithmetic: Principles, Architecture, and Design", New Jersey: John Wiley & Sons, 1979.
11. A. Avizienis, "Signed-digit Number Representations for Fast Parallel Arithmetic", IRE Trans. on Electronic Computers, September 1961 vol. EC,-IO, pp. 389-400.
12. H. L. Garner, "Number Systems and Arithmetic", Advanced Computers, 1965, vol. 6, pp. 131-194.
13. W. Kunz and D. Stoffel, "Reasoning in Boolean Networks - Logic Synthesis and Verification Using Testing Techniques", Boston: Kluwer Academic Publishers, 1997.