Opportunities and challenges for Better Than Worst-Case design

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn 1, Issue , 2005, Pages

  Austin, Todd ^a   Bertacco, Valeria ^a   Blaauw, David ^a   Mudge, Trevor ^a  

^a UNIVERSITY OF MICHIGAN   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ADDER CIRCUIT; CAD TOOL; COMPLEX CORES; COMPUTER ARCHITECTS; CORE COMPONENTS; DEEP SUB-MICRON DESIGNS; DESIGN COMPLEXITY; DESIGN CONSTRAINTS; FABRICATION TECHNOLOGIES; NANO-METER REGIMES; NEW DESIGN; PHYSICAL DESIGN; POWER CHARACTERISTIC; RUNTIMES; SINGLE EVENT UPSETS; SYSTEM IMPLEMENTATION;

OPTIMIZATION;

COMPUTER AIDED DESIGN;

EID: 34547297265     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (18)

1. Overclockers.com website, overciockers forum. http://www.overclockers. com, 2004.
2. A. Agarwal, V. Zolotov, and D. Blaauw. Statistical clock skew analysis considering intra-die process variations. IEEE Transactions on Computer-Aided Design of Integrated Circuits and, Systems, 23(8): 1231-1242, Aug. 2004.
3. T. Austin, D. Blaauw, T. Mudge, and K. Flantner. Making typical silicon matter with Razor. IEEE Computer, Mar. 2004.
4. T. Austin, E. Larson, and D. Ernst. Simplescalar: An infrastructure for computer system modeling. IEEE Computer, Feb. 2002.
5. T. M. Austin. Diva: A reliable substrate for deep submicron microarchitecture design. 32nd International Symposium on Microarchitecture (MICRO-32), Dec. 1999
6. R. M. Eentley. Validating the pentium 4 microprocessor. Inter-n&tzvjial Conference on Dependable Systems and Networks (DSN-2001), July 2001.
7. B. Calder. Simpoint website. In. http://www.cse.ucsd.edu/calder/simpoint/ ,2003
8. S. Chatterjee, C. Weaver, and T. Austin. Efficient checker processor design. In 33rd International Symposium on Microarchitecture (MICRO-S3), Dec. 2000.
9. B. Colwell. We may need a new box. IEEE Computer, 2004.
10. D Ernst, N. S. Kim, S. Das, S. Pant, T. Pham, R. Rao, C. Ziesler, D. Blaauw, T. Austin, T. Mudge, and K. Fiautner. Razor: A low-power pipeline based on circuit-level timing speculation. In 36th Annual International Symposium on Microarchitecture (MICRO-36), Dec. 2003.
11. N. Herr and J. Barnes. Statistical circuit simulation modeling of CMOS VLSI. IEEE Transactions on Circuits and Systems, 5(l):15-22, Jan. 1986.
12. G. Hinton, D. Sager, M. Upton, D. Boggs, D. Carmean, A. Kyker, and F. Roussel. The microarchitecture of the Pentium 4 processor. Intel Technology Journal, Feb. 2001.
13. C. Michael and M. Ismail- Statistical Modeling for Computer-Aided Design of MOS VLSI Circuits. Kluwor Academic Publishers, 1993.
14. M. Mneimneh, F. Aloul, S. Ghatterjee, C. Weaver, K. Sakallah, and T Austin. Scalable hybrid verification of complex microprocessors. In 38th Design Automation Conference (DAC-2001), June 2001.
15. S. S. Mukherjee, C. T. Weaver, J. Emer, S. K. Reinhardt, and T. Austin. Measuring architectural vulnerability factors. IEEE MICRO, Dec. 2003.
16. J. M. Rabaey. A. Chandrakasan, and B. Nikolic. Digital Integrated Circuits. Prentice-Hall, 2003.
17. C. Weaver and T. Austin. A fault tolerant approach to microprocessor design. In IEEE International Conference on Dependable Systems and Networks (DSN-2001), June 2001.
18. C. Weaver, F. Gebara, T. Austin, and R- Brown. Remora: A dynamic self-tuning processor. UM Technical Report CSE-TR-460-02, July 2002.