Variation-adaptive feedback control for networks-on-chip with multiple clock domains

Proceedings - Design Automation Conference

Volumn , Issue , 2008, Pages 614-619

  Ogras, Umit Y ^a   Marculescu, Radu ^a   Marculescu, Diana ^a  

^a CARNEGIE MELLON UNIVERSITY   (United States)

Author keywords

Dynamic voltage frequency scaling; Feedback control; MPSoC; Networks on chip; Parameter variation; Voltage frequency island

Indexed keywords

ADAPTIVE CONTROL SYSTEMS; CLOCKS; COMPUTER AIDED DESIGN; COMPUTER NETWORKS; CONTROL THEORY; DIGITAL INTEGRATED CIRCUITS; ELECTRIC POWER UTILIZATION; ENERGY CONSERVATION; FAULT TOLERANCE; FEEDBACK CONTROL; INDUSTRIAL ENGINEERING; LANDFORMS; MICROPROCESSOR CHIPS; MOTION PICTURE EXPERTS GROUP STANDARDS; QUALITY ASSURANCE; RELIABILITY; ROBUST CONTROL; STATE SPACE METHODS;

DYNAMIC VOLTAGE-FREQUENCY SCALING; MPSOC; NETWORKS-ON-CHIP; PARAMETER VARIATION; VOLTAGE-FREQUENCY ISLAND;

FEEDBACK;

EID: 51549096787     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DAC.2008.4555891     Document Type: Conference Paper

References (18)

1. S. Borkar, et al. "Parameter variations and impact on circuits and microarchitecture," In Proc. DAC, June 2003.
2. T. Chelcea, S.M. Nowick, "A low latency fifo for mixed-clock systems," In Proc. IEEE Computer Society Workshop on VLSI, April 2000.
3. W. Dally, B. Towles, "Route packets, not wires: On-chip interconnection networks," In Proc. DAC, June 2001.
4. Intel Corp. Enhanced Intel® SpeedStep® Technology for the Intel® Pentium® M Processor. March 2004.
5. P. Juang, et al., "Coordinated, distributed, formal energy management of chip multiprocessors," In Proc. of the ISLPED Aug. 2005.
6. H. G. Lee, et al., "On-chip communication architecture exploration: A quantitative evaluation of point-to-point, bus, and network-on-chip approaches. ACM TODAES, vol. 12, no. 3, Aug. 2007.
7. M. Liu, et al., "Leakage power reduction by dual-vth designs under probabilistic analysis of Vth variation," In Proc. ISLPED, Aug. 2004.
8. G. Magklis, et al., "Independent front-end and back-end dynamic voltage scaling for a gals microarchitecture, In Proc. ISLPED, Oct. 2006.
9. S. Martin, et al., "Combined dynamic voltage scaling and adaptive body biasing for lower power microprocessors under dynamic workloads," In Proc. ICCAD, Nov. 2002.
10. U. Y. Ogras, et al., "Voltage-frequency is land partitioning for GALS-based networks-on-chip, In Proc. DAC, June 2007.
11. K. Ogata. Discrete-Time Control Systems. Prentice-Hall, Upper Saddle River, NJ, 1995.
12. L. Shang, L. Peh, N. K. Jha, "PowerHerd: Dynamically satisfying peak power constraints in interconnection networks," In Proc. of the Intl. Symp. on Supercomputing, June 2003.
13. T. Simunic, S. P. Boyd, P. Glynn, "Managing power consumption in networks on chips," In Trans. on VLSI, vol. 12, no. 1, Jan. 2004.
14. The international technology roadmap for semiconductors, 2006.
15. G Varatkar, R. Marculescu, "On-chip traffic modeling and synthesis for MPEG-2 video applications," In IEEE Trans. on VLSI, vol. 12, no. 1, Jan. 2004.
16. Q. Wu, et al., "Formal online methods for voltage/frequency control in multiple clock domain microprocessors," In Proc. ASPLOS, Oct. 2004.
17. F. Xie, M. Martonosi, S. Malik, "Intraprogram dynamic voltage scaling: Bounding opportunities with analytic modeling," ACM Transactions on Architecture and Code Optimization, vol. 1, Issue 3, Sept. 2004.
18. Xilinx IP Library. [Online] http://www.xilinx.com/ipcenter/index.htm