-
1
-
-
0031681657
-
-
R.P. Dick, D.L. Rhodes, W. Wolf, TGFF: task graphs for free, in: Proceedings of International Workshop Hardware/Software Codesign, 1998, pp. 97-101.
-
-
-
-
2
-
-
0038031248
-
A comparison of eleven static heuristics for mapping a class of independent tasks onto heterogeneous distributed computing systems
-
Braun T.D., Siegel H.J., Beck N., Bölöni L.L., Maheswaran M., Reuther A., Robertson J.P., Theys M.D., Yao B., Hensgen D., and Freund R.F. A comparison of eleven static heuristics for mapping a class of independent tasks onto heterogeneous distributed computing systems. Journal of Parallel and Distributed Computing 61 (2001) 810-837
-
(2001)
Journal of Parallel and Distributed Computing
, vol.61
, pp. 810-837
-
-
Braun, T.D.1
Siegel, H.J.2
Beck, N.3
Bölöni, L.L.4
Maheswaran, M.5
Reuther, A.6
Robertson, J.P.7
Theys, M.D.8
Yao, B.9
Hensgen, D.10
Freund, R.F.11
-
3
-
-
34248509306
-
-
P. Crescenzi, V. Kann, A compendium of NP optimization problems. Available from: .
-
-
-
-
4
-
-
0002395537
-
An enhanced genetic algorithm for solving the high-level synthesis problems of scheduling, allocation and binding
-
Grewal G.W., and Wilson T.C. An enhanced genetic algorithm for solving the high-level synthesis problems of scheduling, allocation and binding. International Journal of Computational Intelligence and Applications 1 (2001) 91-110
-
(2001)
International Journal of Computational Intelligence and Applications
, vol.1
, pp. 91-110
-
-
Grewal, G.W.1
Wilson, T.C.2
-
6
-
-
0344089201
-
A decade of hardware/software codesign
-
Wolf W. A decade of hardware/software codesign. IEEE Computer 36 (2003) 38-43
-
(2003)
IEEE Computer
, vol.36
, pp. 38-43
-
-
Wolf, W.1
-
7
-
-
0036648652
-
Comparing three heuristics search methods for functional partitioning in hardware-software codesign
-
Wiangtong T., Cheung P., and Luk W. Comparing three heuristics search methods for functional partitioning in hardware-software codesign. Journal of Design Automation for Embedded Systems 6 (2002) 425-449
-
(2002)
Journal of Design Automation for Embedded Systems
, vol.6
, pp. 425-449
-
-
Wiangtong, T.1
Cheung, P.2
Luk, W.3
-
8
-
-
0031335384
-
-
R.P. Dick, N. Jha, MOGAC: multi-objective genetic algorithm for co-synthesis of hardware software embedded systems, in: IEEE/ACM Conference on Computer Aided Design, 1997, pp. 522-529.
-
-
-
-
9
-
-
0036042330
-
-
T. Givargis, M. Palesi, Multi-objective design space exploration using genetic algorithms, in: Proceedings of CODES 2002, 2002, pp. 67-12.
-
-
-
-
12
-
-
84893806240
-
-
V. Srinivasan, S. Radhakrishnan, R. Vemuri, Hardware software partitioning with integrated hardware design space exploration, in: Proceedings of DATE'98, 1998, pp. 28-35.
-
-
-
-
13
-
-
0035921140
-
Genetic algorithm driven hardware-software partitioning for dynamically reconfigurable embedded systems
-
Harkin J., McGinnity T.M., and Maguire L.P. Genetic algorithm driven hardware-software partitioning for dynamically reconfigurable embedded systems. Microprocessors and Microsystems 25 (2001) 263-274
-
(2001)
Microprocessors and Microsystems
, vol.25
, pp. 263-274
-
-
Harkin, J.1
McGinnity, T.M.2
Maguire, L.P.3
-
14
-
-
0036045932
-
-
D.N. Rakhmatov, S.B. Vrudhula, Hardware-software bipartitioning for dynamically reconfigurable systems, in: Proceedings of CODES 2002, 2002, pp. 145-150.
-
-
-
-
15
-
-
34248517712
-
-
B. Mei, P. Schaumont, S. Vernalde, A hardware-software partitioning and scheduling algorithm for dynamically reconfigurable embedded systems, in: 11th ProRISC workshop on Circuits, Systems and Signal Processing Veldhoven, Netherlands.
-
-
-
-
16
-
-
0028098405
-
-
A.P. Chandrakasan, R. Allmon, A. Stratakos, R.W. Brodersen, Design of portable systems, in: Proceedings of the IEEE 1994 Custom Integrated Circuits Conference, 1994, pp. 259-266.
-
-
-
-
17
-
-
0032650587
-
-
J. Henkel, A low power hardware/software partitioning approach for core-based embedded systems, in: Proceedings of Design Automation Conference 1999, 1999, pp. 122-127.
-
-
-
-
18
-
-
0036705054
-
Hardware-software codesign technique for dynamically reconfigurable architectures
-
Noguera J., and Badia R. Hardware-software codesign technique for dynamically reconfigurable architectures. IEEE Transactions on VLSI Systems 10 (2002) 399-415
-
(2002)
IEEE Transactions on VLSI Systems
, vol.10
, pp. 399-415
-
-
Noguera, J.1
Badia, R.2
-
19
-
-
34248565059
-
-
D. Lim, M. Peattie, Two flows for partial reconfiguration: Module based or small bit manipulation, Application Note: Virtex, Virtex-E, Virtex-II Pro Families.
-
-
-
|