Mapping and scheduling with task clustering for heterogeneous computing systems

Proceedings - 2008 International Conference on Field Programmable Logic and Applications, FPL

Volumn , Issue , 2008, Pages 275-280

  Lam, Y M ^a   Coutinho, J G F ^a   Luk, W ^a   Leong, P H W ^b  

^a IMPERIAL COLLEGE LONDON   (United Kingdom)

^b CHINESE UNIVERSITY OF HONG KONG   (Hong Kong)

Author keywords

[No Author keywords available]

Indexed keywords

CASE STUDIES; CLUSTERING; COMPUTING SYSTEMS; DIGITAL SIGNALS; FLOATING-POINT; HETEROGENEOUS; HETEROGENEOUS COMPUTING SYSTEMS; HETEROGENEOUS SYSTEMS; HEURISTIC SEARCH TECHNIQUES; INTEGRATED APPROACHES; MULTIPLE NEIGHBORHOODS; NEW APPROACHES; REAL APPLICATIONS; SINGLE STEPS; TASK GRAPHS;

COMPUTER SYSTEMS; CONFORMAL MAPPING; DIGITAL SIGNAL PROCESSORS; FEATURE EXTRACTION; FLOW OF SOLIDS; GRAPH THEORY; PATTERN RECOGNITION; SCHEDULING; SIGNAL PROCESSING; SOLUTIONS;

APPLICATIONS;

EID: 54949106648     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPL.2008.4629944     Document Type: Conference Paper

References (16)

1. K. R. Pattipati, T. Kurien, R. T. Lee, and P. B. Luh, "On Mapping a Tracking Algorithm Onto Parallel Processors," IEEE Transactions on Aerospace and Electronic Systems, vol. 26, no. 5, pp. 774-791, 1990.
2. T. Pop, P. Eles, and Z. Peng, "Holistic Scheduling and Analysis of Mixed Time/Event-Triggered Distributed Embedded Systems," in Proceedings of the tenth International Symposium on Hardware/software Codesign, 2002, pp. 187-192.
3. Y. Shin and K. Choi, "Enforcing schedulability of multitask systems by hardware-software codesign," in Proceedings of the Fifth International Workshop on Hardware/Software Codesign, 1997, pp. 3-7.
4. A. Bednarski and C. Kessler, "Integer Linear Programming versus Dynamic Programming for Optimal Integrated VLIW Code Generation," in Proceedings of the 12th International Workshop on Compilers for Parallel Computers, 2006, pp. 73-85.
5. J. I. Hidalgo and J. Lanchares, "Functional Partitioning for Hardware-Software Codesign Using Genetic Algorithms," in Proceedings of the 23rd EUROMICRO Conference on New Frontiers of Information Technology, 1997, pp. 631-638.
6. T. Wiangtong, P. Y. K. Cheung, and W. Luk, "Hardware/Software Codesign: A Systematic Approach Targeting Data-intesive Applications," IEEE Signal Processing Magazine, vol. 22, no. 3, pp. 14-22, May 2005.
7. L. Shang, R. P. Dick, and N. K. Jha, "SLOPES: Hardware-Software Cosynthesis of Low-Power Real-Time Distributed Embedded Systems With Dynamically Reconfigurable FP-GAs," IEEE Trans on Computer-Aided Design of Integrated Circuits and Systems, vol. 26, no. 3, pp. 508-526, 2007.
8. T. Wiangtong, P. Y. K. Cheung, and W. Luk, "Comparing Three Heuristic Search Methods for Functional Partitioning in Hardware-Software Codesign," Journal on Design Automation for Embedded Systems, vol. 6, no. 4, pp. 425-449, 2002.
9. H. Liu and D. F. Wong, "Integrated Partitioning and Scheduling for Hardware/Software Co-design," in Proceedings of the IEEE International Conference on Computer Design: VLSI in Computers and Processors, 1998, pp. 609-614.
10. S. C. S. Porto and C. C. Ribeiro, "A Tabu Search Approach to Task Scheduling on Heterogeneous Processors under Precedence Constraints," International Journal of High-Speed Computing, vol. 7, pp. 45-71, 1995.
11. Y. Guo, C. Hoede, and G. Smit, "A pattern selection algorithm for multi-pattern scheduling," in Proceedings of the Parallel and Distributed Processing Symposium, 2006, pp. 25-29.
12. S. Banerjee and N. Dutt, "Efficient Search Space Exploration for HW-SW Partitioning," in Proceedings of the International Symposium on Hardware/software Codesign and System Synthesis, 2004, pp. 122-127.
13. F. Dittmann, M. Gotz, and A. Rettberg, "Model and Methodology for the Synthesis of Heterogeneous and Partially Reconfigurable Systems," in Proceedings of the 14th Reconfigurable Architectures Workshop, 2007, pp. 1-8.
14. Y. M. Lam, J. G. F. Coutinho, W. Luk, and P. H. W. Leong, "Integrated Hardware/Software Codesign for Heterogeneous Computing Systems," in Proceedings of the IEEE IV Southern Programmable Logic Conference, 2008, pp. 217-220.
15. S. K. Mitra, Digital Signal Processing: A Computer-Based Approach.The McGraw-Hill Companies, Inc, 2002.
16. J. G. F. Coutinho, J. Jiang, and W. Luk, "Interleaving Behavioral and Cycle-Accurate Descriptions for Reconfigurable Hardware Compilation," in Proc. of the IEEE Symposium on FCCM, 2005, pp. 245-254.