Prototyping pipelined applications on a heterogeneous FPGA multiprocessor virtual platform

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn , Issue , 2009, Pages 317-322

  Tumeo, Antonino ^a   Monchiero, Matteo ^a   Branca, Marco ^a   Palermo, Gianluca ^a   Camerini, Lorenzo ^b   Ferrandi, Fabrizio ^a   Ceriani, Marco ^a   Sciuto, Donatella ^a  

^a POLITECNICO DI MILANO   (Italy)

^b HEWLETT PACKARD LABORATORIES   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DEVELOPMENT CYCLES; HETEROGENEOUS CORES; MULTIMEDIA APPLICATIONS; PARALLEL SOFTWARES; PRODUCTION SYSTEMS; PROGRAMMING MODELS; PROTOTYPING; PROTOTYPING PLATFORMS; SEMICONDUCTOR INDUSTRIES; TELECOMMUNICATION APPLICATIONS; VIRTUAL PLATFORMS;

APPLICATIONS; COMPUTER AIDED DESIGN; DIGITAL INTEGRATED CIRCUITS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); LITHOGRAPHY; MULTIPROCESSING SYSTEMS; PIPELINES; SEMICONDUCTOR DEVICE MANUFACTURE;

SOFTWARE PROTOTYPING;

EID: 64549090615     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASPDAC.2009.4796500     Document Type: Conference Paper

References (15)

1. Leon3 Processor. available at http://www.gaisler.com.
2. Research Accelerator for Multiple Processors (RAMP), http://ramp.eecs. berkeley.edu/.
3. P. Bonnot, F. Lemonnier, G. Gaillat, O. Ruch, G. Edelin, and P. Gauget. Definition and SIMD Implementation of a Multi-Processing Architecture Approach on FPGA. In DATE '08: Design Automation and Test in Europe, pages 610-615, March 2008.
4. C. R. Clark, R. Nathuji, and H.-H. S. Lee. Using an fpga as a prototyping platform for multi-core processor applications. In WARFP-2005: Workshop on Architecture Research using FPGA Platforms, February 2005.
5. W. J. Dally, U. J. Kapasi, B. Khailany, J. H. Ahn, and A. Das. Stream processors: Progammability and efficiency. Queue, 2(1):52-62, 2004.
6. P. Gai, G. Lipari, M. Di Natale, M. Duranti, and A. Ferrari. Support for multiprocessor synchronization and resource sharing in system- on-programmable chips with softcores. In IEEE International SOC Conference, pages 109-110, September 2005.
7. M. I. Gordon, W. Thies, and S. Amarasinghe. Exploiting coarse-grained task, data, and pipeline parallelism in stream programs. In ASPLOS- XII: Proceedings of the 12th international conference on Architectural support for programming languages and operating systems, pages 151-162, October 2006.
8. M. R. Guthaus, J. S. Ringenberg, D. Ernst, T. M. Austin, T. Mudge, and R. B. Brown. Mibench: A free, commercially representative embedded benchmark suite. In WWC-4: Proceedings of the 4th IEEE Annual Workshop on Workload Characterization, pages 3-14, December 2001.
9. A. Hung, W. Bishop, and A. Kennings. Symmetric multiprocessing on programmable chips made easy. DATE '05: Design, Automation and Test in Europe, pages 240-245, March 2005.
10. P. James-Roxby, P. Schumacher, and C. Ross. A single program multiple data parallel processing platform for FPGAs. FCCM 2004: 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, pages 302-303, April 2004.
11. R. K. Karanam, A. Ravindran, and A. Mukherjee. A stream chip multiprocessor for bioinformatics. In dasCMP '07: Workshop on Design, Architecture and Simulation of Chip Multi-Processors, December 2007.
12. C. O'Hanlon. A conversation with John Hennessy and David Patterson. Queue, 4(10):14-22, 2007.
13. K. Ravindran, N. Satish, Y. Jin, and K. Keutzer. An fpga-based soft multiprocessor system for ipv4 packet forwarding. pages 487-492, August 2005.
14. S. L. Shee and S. Parameswaran. Design methodology for pipelined heterogeneous multiprocessor system. In DAC 07: 44th annual Conference on Design Automation, pages 811-816, July 2007.
15. A. Tumeo, M. Branca, L. Camerini, M. Ceriani, M. Monchiero, G. Palermo, F. Ferrandi, and D. Sciuto. A dual-priority real-time multiprocessor system on fpga for automotive applications. In DATE '08: Design Automation and Test in Europe, pages 1039-1044, March 2008.