Ultra-low spike rate silicon neuron

Conference Proceedings - IEEE Biomedical Circuits and Systems Conference Healthcare Technology, BiOCAS2007

Volumn , Issue , 2007, Pages 95-98

  Wong, Yanyi L ^a   Xu, Peng ^a   Abshire, Pamela ^a  

^a UNIVERSITY OF MARYLAND   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DESIGN AND SIMULATION; DEVICE VARIATIONS; FLOATING-GATE STRUCTURES; LOW CURRENTS; MONTE CARLO SIMULATION; RATE REDUCTION; SILICON NEURON; STANDARD DEVIATION; STEADY STATE;

MONTE CARLO METHODS;

COMPUTER SIMULATION;

EID: 77952933168     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/BIOCAS.2007.4463317     Document Type: Conference Paper

References (13)

1. C. A. Mead, Analog VLSI and Neural Systems. Reading, MA: Addison-Wesley, 1989.
2. A. van Schaik, E. Fragniére, and E. Vittoz, "An analogue electronic model of ventral cochlear nucleus neurons," in MicroNeuro'9, 1996, pp. 52-59.
3. G. Indiveri, E. Chicca, and R. Douglas, "A VLSI array of low-power spiking neurons and bistable synapses with spike-timing dependent plasticity," IEEE Trans. Neural Networks, vol. 17, no. 1, pp. 211-221, January 2006.
4. P. E. Sharp and C. Green, "Spatial correlates of firing patterns of single cells in the subiculum of the freely moving rat," J. Neurosci., vol. 14, pp. 2339-2356, April 1994.
5. W. B. Levy and R. A. Baxter, "Energy efficient neural codes." Neural Computation, vol. 8, pp. 531-543, 1996.
6. B. Linares-Barranco and T. Serrano-Gotarredona, "On the design and characterization of femtoampere current-mode circuits," IEEE JSSC, vol. 38, no. 8, pp. 1353-1363, August 2003.
7. D. Kahng and S. M. Sze, "A floating gate and its application to memory devices," Bell Syst. Tech. J., vol. 46, p. 1283, 1967.
8. W. D. Brown and J. E. Brewer, Nonvolatile Semiconductor Memory Technology: A Comprehensive Guide to Understanding and Using NVSM Devices. Piscataway, NJ: Wiley-IEEE Press, 1997.
9. P. Hasler, B. Minch, and C. Diorio, "An autozeroing floating-gate amplifier," IEEE TCAS II, vol. 48, no. 1, pp. 74-82, January 2001.
10. E. Wong, M. Cohen, and P. Abshire, "A 128×128 floating gate imager with self-adapting fixed pattern noise reduction," in Proc. IEEE ISCAS, May 2005, pp. 5314-5317.
11. Y. Wong, M. Cohen, and P. Abshire, "A 1.2GHz adaptive floating gate comparator with 13-bit resolution," in Proc. IEEE ISCAS, May 2005, pp. 6146-6149.
12. Y. L. Wong, M. H. Cohen, and P. A. Abshire, "A floating-gate comparator with automatic offset adaptation for 10-bit data conversion," IEEE TCAS I, vol. 52, no. 7, pp. 1316-1326, July 2005.
13. K. Rahimi, C. Diorio, C. Hernandez, and M. Brockhausen, "A simulation model for floating-gate MOS synapse transistors," in Proc. IEEE ISCAS, vol. 2, May 2002, pp. 532-535.