Compact floating-gate learning array with STDP

Proceedings of the International Joint Conference on Neural Networks

Volumn , Issue , 2009, Pages 2409-2415

  Pankaala, Mikko ^a   Laiho, Mika ^a   Hasler, Paul ^b  

^a UNIVERSITY OF TURKU   (Finland)

^b GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ANALOG DOMAIN; FLOATING GATE TRANSISTORS; FLOATING-GATES; INTEGRATE AND FIRES; OFF-CHIP COMMUNICATION; SPIKE-TIMING-DEPENDENT PLASTICITY; SPIKING NEURAL NETWORKS; SYNAPTIC WEIGHT;

NEURAL NETWORKS;

EID: 70449373038     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IJCNN.2009.5178879     Document Type: Conference Paper

References (23)

1. J. Vreeken, " Spiking neural networks, an introduction, " Department of Information and Computing Sciences, Utrecht University, Tech. Rep. UU-CS-2003-008, 2003.
2. S. Thorpe, A. Delorme and R. Van Rullen, "Spike-based strategies for rapid processing, " Neural Networks, special issue, vol. 14, pp. 715-725, 2001.
3. Ö. Türel, J. H. Lee, X. Ma and K. Likharev, "Neuromorphic architectures for nanoelectronic circuits, " International Journal of Circuit Theory and Applications, vol. 32, pp. 277-302, 2004.
4. G. S. Snider and R. S. Williams, "The Nano/CMOS architectures using a field-programmable nanowire interconnect, " Nanotechnology, vol. 18 (3), p. 035204 (11pp), 2007.
5. L. Chua, "Memristor-The missing circuit element, " IEEE Trans. on Circuits Theory, vol. 18, pp. 507-519, 1971.
6. D. B. Strukov, G. S. Snider, D. R. Stewart and R. S. Williams, "The missing memristor found, " Nature, vol. 453, pp. 80-83, 2008.
7. K. Likharev, "Neuromorphic CMOL Circuits, " IEEE Conference on Nanotechnology, vol. 1, pp. 339-342, 2003.
8. 2, " Journal of Applied Physics, vol. 40 (1), pp. 278-283, 1969.
9. C. Diorio, P. Hasler, B. A. Minch, and C. A. Mead, "A floating-gate MOS learning array with locally computed weight updates, " IEEE Trans. on Electron Devices, vol. 44, pp. 2281-2289, 1997.
10. P. Hasler and J. Dugger, "An analog floating-gate node for Supervised learning, " IEEE Trans. on Circuits and Systems I, vol. 52, pp. 834-845, 2005.
11. G. Cauwenberghs, "Adaptation, learning and storage in analog VLSI, " Ninth Annual IEEE International ASIC Conference and Exhibit, pp. 273-278, 1996.
12. F. Tenore, R. J. Vogelstein, R. Etienne-Cummings, G. Cauwenberghs and P. Hasler, "A floating-gate programmable array of silicon neurons for central pattern generating networks, " IEEE International Symposium on Circuits and Systems, Kos, Greece, May 2006.
13. S-C. Liu and R. Mockel, "Temporally learning floating-gate VLSI synapses, " IEEE International Symposium on Circuits and Systems, pp. 2154-2157, May 2008.
14. P. Camilleri et al., "A Neuromorphic aVLSI network chip with configurable plastic synapses, " International Conference on Hybrid Intelligent Systems, pp. 296-301, 2007.
15. P. Hasler, C. Diorio, B. A. Minch and C. Mead, "Single transistor learning synapse with long term storage, " IEEE International Symposium on Circuits and Systems, vol. 3, pp. 1660-1663, 1995.
16. P. Hasler, "Low-Power Programmable Signal Processing, " Fifth International Workshop on System-on-Chip for Real-Time Applications, pp. 413-418, 2005.
17. C. Diorio "Neurally inspired silicon learning: From synapse transistors to learning arrays, " Ph. D. dissertation, California Institute of Technology, Pasadena, CA, 1997.
18. M. Kucic, "Analog Computing Arrays, " Ph. D. dissertation, Georgia Institute of Technology, Atlanta, GA, 2004.
19. S-C. Liu, J. Kramer, G. Indiveri, T. Delbrück and R. Douglas, Analog VLSI: Circuits and Principles. The MIT Press, 2002.
20. G. S. Snider, "Spike-Timing-Dependent Learning in Memristive Nanodevices, " IEEE International Symposium on Nanoscale Architectures, pp. 85-92, 2008.
21. J. H. B. Wijekoon and P. Dudek, "Compact silicon neuron circuit with spiking and bursting behaviour, " Neural Networks, vol. 21, pp. 524-534, 2008.
22. L. R. Carley, "Trimming analog circuits using floating-gate analog MOS memory, " IEEE Journal of Solid-State Circuits, vol. 24 (6), pp. 1569-1575, 1989.
23. P. Lichtsteiner, C. Posch and T. Delbrück, "A 128 X 128 120db 30mw asynchronous vision sensor that responds to relative intensity change, " IEEE International Solid-State Circuits Conference, Digest of Technical Papers, pp. 2060-2069, 2006.