On-line sensing for healthier FPGA systems

ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA

Volumn , Issue , 2010, Pages 239-248

  Zick, Kenneth M ^a   Hayes, John P ^a  

^a UNIVERSITY OF MICHIGAN   (United States)

Author keywords

Dynamic power; FPGAs; Health management; Leakage; On line sensing; Physically adaptive computing; Process variation; Reliability; Ring oscillator; Static power; Temperature

Indexed keywords

ADAPTIVE COMPUTING; DYNAMIC POWER; HEALTH MANAGEMENT; PHYSICALLY-ADAPTIVE COMPUTING; RING OSCILLATOR; STATIC POWER;

DYNAMICS; HEALTH; LOGIC GATES; OPTICAL DEVICES; OSCILLATORS (ELECTRONIC); RELIABILITY; SENSORS;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

EID: 77951541230     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1723112.1723153     Document Type: Conference Paper

References (32)

1. A.H. Ajami, K. Banerjee, A. Mehrotra and M. Pedram, "Analysis of IR-drop scaling with implications for deep submicron P/G network designs," Int'l Symp. Quality Electronic Design, pp. 35-40, Mar. 2003.
2. E. Boemo and S. López-Buedo, "Thermal monitoring on FPGAs using ring-oscillators," Int'l Workshop on Field- Programmable Logic and Applications, pp. 69-78, 1997.
3. J. Bongard, V. Zykov and H. Lipson, "Resilient machines through continuous self-modeling", Science, 314(5802): 1118-1121, 2006.
4. P. Chen, M. Shie, Z.-Y. Zheng, Z.-F. Zheng and C. Chu, "A fully digital time-domain smart temperature sensor realized with 140 FPGA logic elements," IEEE Trans. Circuits and Systems I, 54(12): 2661-2668, Dec. 2007.
5. L. Cheng, J. Xiong, L. He and M. Hutton, "FPGA performance optimization via chipwise placement considering process variations," Int'l Conf. Field Programmable Logic and Applications, pp. 1-6, Aug. 2006.
6. D. Clark and L. Weng, "Maximal and near-maximal shift register sequences: efficient event counters and easy discrete logarithms," IEEE Trans. Computers, 43(5): 560-568, May 1994.
7. R. Conn Jr., "Method and apparatus for measuring localized temperatures on integrated circuits," U.S. Patent 6067508, May 23, 2000.
8. J. Fletcher, M. Perlman, W. Rousey and A. Messner, "System for generating timing and control signals," U.S. Patent 3866022, Feb. 11, 1975.
9. B. Gojman and A. DeHon, "VMATCH: using logical variation to counteract physical variation in bottom-up, nanoscale systems," Int'l Conf. Field-Programmable Technology, Dec. 2009.
10. N. Jiang and M. Parashar, "Enabling autonomic power-aware management of instrumented data centers," Int'l Symp. Parallel & Distributed Processing, May 2009.
11. P.H. Jones et al., "Adaptive thermoregulation for applications on reconfigurable devices," Int'l Conf. on Field- Programmable Logic and Applications, pp. 246-253, Aug. 2007.
12. International Technology Roadmap for Semiconductors, 〈http://www. itrs.net〉, 2009.
13. P. Kohlbrenner and K. Gaj, "An embedded true random number generator for FPGAs," Int'l Symp. Field Programmable Gate Arrays (FPGA'04), pp. 71-78, 2004.
14. A. Krishnamoorthy and A. Detofsky, "Mapping variations in local temperature and local power supply voltage that are present during operation of an integrated circuit," U.S. Patent 7233163, Jun. 19, 2007.
15. E. Kursun and C. Cher, "Variation-aware thermal characterization and management of multi-core architectures," Int'l Conf. Computer Design, pp. 280-285, Oct. 2008.
16. S. López-Buedo and E. Boemo, "A method for temperature measurement on reconfigurable systems," Design of Circuit and Integrated Systems Conf., pp. 727-730, Nov. 1997.
17. S. López-Buedo and E. Boemo, "Making visible the thermal behaviour of embedded microprocessors on FPGAs: a progress report," Int'l Symp. Field Programmable Gate Arrays (FPGA'04), pp. 79-86, 2004.
18. P. Mangalagiri, S. Bae, R. Krishnan, Y. Xie and V. Narayanan, "Thermal-aware reliability analysis for platform FPGAs," Int'l Conf. Computer Aided Design, pp. 722-727, 2008.
19. S.O. Memik, R. Mukherjee, M. Ni and J. Long, "Optimizing thermal sensor allocation for microprocessors," IEEE Trans. Computer-Aided Design of ICs and Systems, 27(3): 516-527, Mar. 2008.
20. G.M. Quénot, N. Paris and B. Zavidovique, "A temperature and voltage measurement cell for VLSI circuits," Euro ASIC '91, pp. 334-338, 1991.
21. R. Rubin and A. DeHon, "Choose-your-own-adventure routing: lightweight load-time defect avoidance," Int'l Symp. Field Programmable Gate Arrays (FPGA'09), pp. 23-32, 2009.
22. P. Sedcole and P. Cheung, "Within-die delay variability in 90nm FPGAs and beyond," Int'l Conf. Field Programmable Technology, pp. 97-104, 2007.
23. S. Srinivasan and V. Narayanan, "Variation aware placement for FPGAs," Emerging VLSI Technology and Architectures, March 2006.
24. P. Sundarajan, A. Gayasen, N. Vijaykrishnan and T. Tuan, "Thermal characterization and optimization in platform FPGAs," Int'l Conf. Computer Aided Design, pp. 443-447, 2006.
25. D. Sylvester, D. Blaauw and E. Karl, "ElastIC: An adaptive self-healing architecture for unpredictable silicon," IEEE Design & Test of Computers, 23(6): 484-490, June 2006.
26. I.A. Troxel, M. Fehringer and M.T. Chenoweth, "Achieving multipurpose space imaging with the ARTEMIS reconfigurable payload processor," Aerospace Conf., pp. 1-8, Mar. 2008.
27. F. Vahid, G. Stitt, and R. Lysecky, "Warp processing: dynamic translation of binaries to FPGA circuits," IEEE Computer, 41(7): 40-46, July 2008.
28. H.Y. Wong, L. Cheng, Y. Lin and L. He, "FPGA device and architecture evaluation considering process variations," Int'l Conf. Computer-Aided Design, pp. 19-24, Nov. 2005.
29. C. Wu and D. Verma, "A sensor placement algorithm for redundant covering based on Riesz energy minimization," Int'l Symp. Circuits and Systems, pp. 2074-2077, May 2008.
30. Xilinx, Inc., "Linear Feedback Shift Registers in Virtex Devices," App. note XAPP210 (v1.3), Apr. 2007.
31. Xilinx, Inc., "Xilinx UG192 Virtex-5 FPGA System Monitor User Guide."
32. K.M. Zick and J.P. Hayes, "On-line characterization and reconfiguration for single event upset variations," Int'l On- Line Testing Symposium, pp. 243-248, June 2009.