Optimizing thermal sensor allocation for microprocessors

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 27, Issue 3, 2008, Pages 516-527

  Memik, Seda Ogrenci ^a,b,c   Mukherjee, Rajarshi ^a,c   Ni, Min ^a,b   Long, Jieyi ^a,b  

^a IEEE

^b Northwestern University   (United States)

^c SYNOPSYS INC   (United States)

Author keywords

Allocation; Dynamic thermal management (DTM); Sensor; Temperature

Indexed keywords

LARGE SCALE SYSTEMS; OPTIMIZATION; TEMPERATURE SENSORS; THERMAL STRESS;

DYNAMIC THERMAL MANAGEMENT (DTM; THERMAL SENSORS;

MICROPROCESSOR CHIPS;

EID: 39749120469     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2008.915538     Document Type: Article

References (30)

1. S. Borkar, P. Dubey, K. Kahn, D. Kuck. H. Mulder, S. Pawlowski, and J. Rattner, Platform 2015: Intel Processor and Platform Evolution for the Next Decade, 2005, Technology @Intel Magazine.
2. S. Borkar, "Design challenges of technology scaling," IEEE Micro, vol. 19, no. 4, pp. 23-29, Jul./Aug. 1999.
3. S. Bota, M. Rosales, J. Rosello, and J. Segura, "Smart temperature sensor for thermal testing of cell-based ICs," in Proc. Des. Autom. Test Eur., 2005, pp. 464-465.
4. P. Bratek and A. Kos, "Temperature sensors placement strategy for fault diagnosis in integrated circuits," in Proc. Symp. Semicond. Thermal Meas. Manage., 2001, pp. 245-251.
5. D. Brooks, V. Tiwari, and M. Martonosi, "Wattch: A framework for architectural-level power analysis and optimizations," in Proc. Int. Symp. Comput. Architecture, 2000, pp. 83-94.
6. D. C. Burger and T. M. Austin, "The simplescalar tool set, version 2.0," Comput. Architecture News, vol. 25, no. 3, pp. 13-25, 1997.
7. P. Chaparro, G. Magklis, J. Gonzales, and A. Gonzales, "Distributing the frontend for temperature reduction," in Proc. Int. Symp. High-Performance Comput. Architecture, 2005, pp. 61-70.
8. J. Clabes, J. Friedrich, M. Sweet, J. DiLullo, S. Chu, D. Plass, J. Dawson, P. Muench, L. Powell, M. Floyd. B. Sinharoy, M. Lee, M. Goulet, J. Wagoner, N. Schwartz, S. Runyon, G. Gorman, P. Restle, R. Kalla, J. McGill, and S. Dodson, "Design and implementation of the power5 microprocessor," in Proc. Des. Autom. Conf., 2004, pp. 670-672.
9. J. Donald and M. Martonosi, "Techniques for multicore thermal management: Classification and new exploration," in Proc. Int. Symp. Comput. Architecture, Boston, MA, Jun. 2006, pp. 78-88.
10. S. Gunther, F. Binns, D. M. Carmean, and J. C. Hall, "Managing the impact of increasing microprocessor power consumption," Intel Technol. J., vol. 5, no. 1, pp. 1-9, Feb. 2001.
11. S. Heo, K. Barr, and K. Asanovic, "Reducing power density through activity migration," in Proc. Int. Symp. Low Power Electron, Des., 2003, pp. 217-222.
12. Intel Inc. (2002, Dec.). Intel Pentium 4 Processor With 512-KB L2 Cache on 0.13 Micron Process Thermal Design Guidelines. [Online]. Available: http://download.intel.com/design/Pentium4/datashts/29864312.pdf
13. J. K. John, J. S. Hu, and S. G. Ziavras, "Optimizing the thermal behavior of subarrayed data caches," in Proc. Int. Conf. Comput. Des., 2005, pp. 625-630.
14. S. Kaxiras, Z. Hu, and M. Martonosi, "Cache decay: Exploiting generational behavior to reduce cache leakage power," in Proc. Int. Symp. Comput. Architecture, 2001, pp. 240-251.
15. V. Krinitsin, (2005). Pentium 4 and Athlon XP: Thermal Conditions. [Online]. Available: http://www.digit-life.com/articles/pentium4athlonxp- thermalmanagement/
16. K.-J. Lee, K. Skadron, and W. Huang, "Analytical model for sensor placement on microprocessors," in Proc. Int. Conf. Comput. Des., 2005, pp. 24-27.
17. S. Lopez-Buedo, J. Garrido, and E. I. Boemo, "Dynamically inserting, operating, and eliminating thermal sensors of FPGA-based systems," IEEE Trans. Compon. Packag. Technol., vol. 25, no. 4, pp. 561-566, Dec. 2002.
18. S. Lopez-Buedo, J. Garrido, and E. I. Boemo, "Thermal testing on reconfigurable computers," IEEE Des. Test Comput., vol. 17, no. 1, pp. 84-91, Jan.-Mar. 2000.
19. J. MacQueen, "Some methods for classification and analysis of multivariate observations," in Proc. 5th Berkeley Symp. Math. Statist. Probability, 1967, pp. 281-297.
20. A. W. Moore, (2001). K-means and Hierarchical Clustering. [Online]. Available: http://www.cs.cmu.edu/awm/tutorials
21. R. Mukherjee and S. O. Memik, "Systematic temperature sensor allocation and placement for microprocessors," in Proc. Des. Autom. Conf., Jul. 2006, pp. 542-547.
22. R. Mukherjee, S. Mondal, and S. O. Memik, "Thermal sensor allocation and placement for reconfigurable systems," in Proc. Int. Conf. Comput.-Aided Des., 2006, pp. 437-442.
23. M. D. Powell, M. Gomma, and T. N. Vijaykumar, "Heat-and-run: Leveraging SMT and CMP to manage power density through the operating system," in Proc. Int. Conf. Architectural Support for Program, Lang. Operating Syst., 2004, pp. 260-270.
24. E. Rotem, A. Naveh, M. Moffie, and A. Mendelson, "Analysis of thermal monitor features of the Intel Pentium m processor," in Proc. Workshop Temperature-Aware Comput. Syst., 2004, pp. 29-35.
25. T. Sherwood, E. Perelman, and B. Calder, "Basic block distribution analysis to find periodic behavior and simulation points in applications," in Proc. Int. Conf. Parallel Architecture Compilation Techn., 2001, pp. 3-14.
26. K. Skadron, K. Sankaranarayanan, S. Velusamy, D. Tarjan, M. R. Stan, and W. Huang, "Temperature-aware microarchitecture: Modeling and implementation," ACM Trans. Architecture Code Optimization, vol. 1, no. 1, pp. 94-125, Mar. 2004.
27. K. Skadron, M. R. Stan, W. Huang, S. Velusamy. K. Sankaranarayanan, and D. Tarjan, "Temperature-aware microarchitecture," in Proc. Int. Symp. Comput. Architecture. 2003, pp. 2-13.
28. SPEC-CPU2000, "Standard performance evaluation council, performance evaluation in the new millennium, version 1.1," Electronic Resource, 2000.
29. J. Srinivasan, S. V. Adve. P. Bose, and J. A. Rivers, "The case for lifetime reliability-aware microprocessors," in Proc. Int. Symp. Comput. Architecture, 2004, pp. 276-287.
30. S. Velusamy, W. Huang, J. Lach, M. R. Stan, and K. Skadron, "Monitoring temperature in FPGA based SoCs," in Proc. Int. Conf. Comput. Des., 2005, pp. 634-637.