Adaptive thermoregulation for applications on reconfigurable devices

Proceedings - 2007 International Conference on Field Programmable Logic and Applications, FPL

Volumn , Issue , 2007, Pages 246-253

  Jones, Phillip H ^a   Moscola, James ^a   Cho, Young H ^a   Lockwood, John W ^a  

^a WASHINGTON UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATIONS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); IMAGE RECOGNITION; INTEGRATED CIRCUIT MANUFACTURE; TEMPERATURE;

ADAPTIVE CIRCUITS; AMBIENT TEMPERATURES; BIOLOGICAL ORGANISMS; CIRCUIT DESIGN METHODOLOGIES; COMPUTING SYSTEMS; IMAGE RECOGNITION SYSTEMS; INTERNAL TEMPERATURES; OPERATIONAL LIVES; OPERATIONAL TEMPERATURES; OUTPUT PERFORMANCES; OUTPUT QUALITIES; PERFORMANCE EVALUATIONS; RECONFIGURABLE DEVICES; TRADITIONAL SYSTEMS; WIDER RANGES; XILINX VIRTEX;

ADAPTIVE CONTROL SYSTEMS;

EID: 48149083639     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPL.2007.4380655     Document Type: Conference Paper

References (17)

1. P. H. Jones, Y. H. Cho, and J. W. Lockwood, "An adaptive frequency control method using thermal feedback for reeon-figurabie hardware applications," in IEEE International Conference on Field Programmable Technology (FPT), Bangkok, Thailand, Dec. 2006.
2. S. Lopez-Buedo, J. Garrido, and E. Boemo, "Thermal testing on reconfigurable computers," IEEE Design and Test of Computers, vol. 17, pp. 84-91, 2000.
3. Virtex-5 System Monitor User Guide, Xilinx, 2006.
4. S. Lopez-Buedo and E. I. Boemo, "Making visible the thermal behaviour of embedded microprocessors on FPOAs: a progress report." in FPGA, 2004, pp. 79-86.
5. Intel Corporation, "Addressing power and thermal challenges in the datacenter," 2005.
6. Intel 80200 Processor based on Intel XScale Microarchitec-ture Developer's Manual, 2003.
7. E. Wirth, "Thermal management in embedded systems," Master's thesis, University of Virginia, 2004.
8. L. Shang, A. S. Kaviani, and K. Bathala, "Dynamic power consumption in virtex-ii fpga family," in FPGA '02: Proceedings of the 2002 ACM/SIGDA tenth international symposium on Field-programmable gate arrays. New York, NY, USA: ACM Press, 2002, pp. 157-164.
9. Virtex-II Platform FPGA User Guide, Xilinx, 2005.
10. S. Choi, R. Scrofano, V. K. Prasanna, and J.-W. Jang, "Energy-efficient signal processing using fpgas," in FPGA '03: Proceedings of the 2003 ACM/SIGDA eleventh international symposium on Field programmable gate arrays. New York, NY, USA: ACM Press, 2003, pp. 225-234.
11. Y Meng, W. Gong, R. Kastner, and T. Sherwood, "Algorithm/ architecture co-exploration for designing energy efficient wireless channel estimator," Journal of Low Power Electronics, vol. 1, pp. 238-248, 2005.
12. C. T. Chow, L. S. M. Tsui, P. H. W. Leong, W. Luk, and S. J. E. Wilton, "Dynamic voltage scaling for commercial fpgas," in ICFPT, 2005, pp. 173-180.
13. J. Peddersen and S. Parameswaran, "Energy driven application self-adaptation at runtime," in 20th IEEE/ACM International Conference on VLSI Design, Bangalore, India, Jan. 2007.
14. P. H. Jones, J. W. Lockwood, and Y. H. Cho, "A thermal management and profiling method for reconfigurable hardware applications," in 16th International Conference on Field Programmable Logic and Applications (FPL), Madrid, Spain, Aug. 2006.
15. P. H. Jones, Y. H. Cho, and J. W. Lockwood, "Dynamically optimizing FPGA applications by monitoring temperature and workloads," in 20th IEEE/ACM International Conference on VLSI Design, Bangalore, India, Jan. 2007.
16. "Hitech Global Webpage," http://www.hitechglobal.com/, 2007.
17. Y. H. Cho, "Optimized automatic target recognition algorithm on scalable myrinet-field programmable array nodes," in 34th IEEE Asilomar Conference on Signals, Systems, and Computers, Monterey, CA, Oct. 2000.