Exploring the evolution of NoC-based spiking neural networks on FPGAs

Proceedings of the 2009 International Conference on Field-Programmable Technology, FPT'09

Volumn , Issue , 2009, Pages 300-303

  Morgan, F ^a   Cawley, S ^a   Mc Ginley, B ^a   Pande, S ^a   Mc Daid, L J ^b   Glackin, B ^b   Maher, J ^a   Harkin, J ^b  

^a NATIONAL UNIVERSITY OF IRELAND   (Ireland)

^b UNIVERSITY OF ULSTER   (United Kingdom)

Author keywords

Evolvable hardware; FPGA; Network on chip; Spiking neural networks

Indexed keywords

ADAPTIVE ABILITY; ADAPTIVE CAPABILITIES; BENCH-MARK PROBLEMS; BIO-INSPIRED; COMPUTING PLATFORM; CONFIGURABLE NETWORKS; EVOLVABLE HARDWARE; NETWORK ON CHIP; SPIKING NEURAL NETWORKS;

BENCHMARKING; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); HARDWARE;

NEURAL NETWORKS;

EID: 77949360934     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPT.2009.5377663     Document Type: Conference Paper

References (35)

1. W. Maass, Computation with Spiking Neurons: The Handbook of Brain Theory and NNs, 2nd ed., MIT Press, 2001.
2. S. Grossberg et al., "Spiking Neurons in Neuroscience and Technology", Neural Networks, vol. 14 (6-7), p. 587, Jul. 2001.
3. W. Maass, "Networks of spiking neurons: The third generation of neural network models," Neural Networks, vol. 10(9), p. 1659, 1997.
4. W. Gerstner and W. Kistler, Spiking neuron models, Cambridge University Press, New York, 2002.
5. S. Furber et al., "SpiNNaker: Mapping NNs onto a Massively-Parallel Chip Multiprocessor", in Proc. WCCI'08, 2008, pp. 2849-2856.
6. Y. Chen et al., "A Programmable Facilitating Synapse Device", in Proc WCCI'08, 2008, pp. 1615-1620.
7. J. Harkin et al., "A Reconfigurable and Biologically Inspired Paradigm for Computation using Networks-on-chip and Spiking Neural Networks", International Journal of Reconfigurable Computing, vol. 2009, article ID 908740, 2009.
8. A. Upegui, C. Pená-Reyes, and E. Sanchez, "An FPGA platform for on-line topology exploration of spiking neural networks," Microprocessors and Microsystems, vol. 29, no. 5, pp. 211-223, 2005.
9. M. Pearson et al., "Implementing SNNs for Real-Time Signal-Processing and Control Applications: A Model-Validated FPGA Approach", IEEE Trans. on Neural Nets, vol. 18, no. 5, 2007
10. E. Ros et al., "Real-Time Computing Platform for Spiking Neurons (RT-Spike)", IEEE Transactions on Neural Networks, vol. 17(4), 2006.
11. R. Vogelstein et al., "Dynamically reconfigurable silicon array of spiking neurons with conductance-based synapses", IEEE Transactions on Neural Networks, vol.18, no. 1, pp. 253 - 265, 2007.
12. B. McGinley et al., "Reconfigurable Analogue Hardware Evolution of Adaptive Spiking Neural Networks Controllers", in Proc. GECCO'08, 2008, pp. 289-290.
13. P. Rocke et al., "Investigating the suitability of FPAAs for Evolved Hardware Spiking Neural Networks", in Proc. ICES '08, 2008, p. 118.
14. J. Maher et al., "Intrinsic Hardware Evolution of Neural Networks in Reconfigurable Analogue and Digital Devices", in Proc. FCCM'06, 2006, pp. 321-322.
15. J. Harkin et al., "Reconfigurable Platforms and the Challenges for Large-scale Implementations of Spiking Neural Network", in Proc. FPL'08, 2008, pp. 483-486.
16. L. P. Maguire et al., "Challenges for large-scale implementations of spiking neural networks on FPGAs", Neurocomputing, vol. 71, no. 1-3, pp. 13-29, 2007.
17. A. DeHon, R. Rubin, "Design of FPGA Interconnect for Multilevel Metallization", IEEE Tran. VLSI Sys, vol. 12(10), pp. 1038-1050, 2004.
18. L. Benini, G. DeMicheli, "Networks on Chips: A New SoC Paradigm", Computer, vol. 35 (1), pp. 70-78, Jan. 2002.
19. J. Harkin et al., "Novel Interconnect Strategy for Large Scale Implementations of NNs", in Proc. IEEE SMCIA'07, 2007.
20. S. Jovanovic et al. "CuNoC: A Scalable Dynamic NoC for Dynamically Reconfigurable FPGAs", in Proc. FPL'07, 2007, p. 753.
21. K. Goossens, et al., "Hardwired NoCs in FPGAs to unify Functional and Configuration Interconnects", in Proc. of Int. Symposium on Networks on Chip, 2008.
22. H. El-Bakry, "Modular neural networks for solving high complexity problems," in Proc. of Int. Joint Conference on Neural Networks, 2003.
23. M. Ehrlich et al., "Wafer-Scale VLSI implementations of pulse coupled neural networks", in Proc. IEEE SSD'07, 2007.
24. B. Glackin et al., "Novel Approach for the Impl. of Large-Scale SNNs on FPGAs", in Proc. Artificial NNs Conf., pp. 552-563, 2005.
25. S. Fahlman, "An Empirical Study of Learning Speed in Backpropagation Networks", Tech. report, 1988.
26. O. Booij and H. Nguyen, "A gradient descent rule for spiking neurons emitting multiple spikes", Information Processing Letters, vol. 95, no. 6, pp. 552-558, 2005.
27. P. Rocke et al., "Reconfigurable Hardware Evolution Platform for a Spiking Neural Network Robotics Controller", LNCS, vol. 4419, pp. 373-378, 2007.
28. J. Holland, Adaptation in natural and artificial systems, University of Michigan press, 1975.
29. J. Schemmel, J. Fieres and K. Meier, "Wafer-Scale Integration of Analogue Neural Networks", in Proc. of IEEE International Joint Conference on Neural Networks, 2008, pp. 431-438.
30. L. Prechelt, "Proben 1: A Set of Benchmarks and Benchmarking rules for Neural Network Training Algorithms", Universität Karlsruhe, Germany, Fakultät für Informatik Technical Report 21/94, 1994.
31. J. Schemmel, J. Fieres and K. Meier, "Wafer-Scale Integration of Analogue Neural Networks", in Proc. of IEEE International Joint Conference on Neural Networks, 2008, pp. 431-438.
32. L. Prechelt, "Proben 1: A Set of Benchmarks and Benchmarking rules for Neural Network Training Algorithms", Universität Karlsruhe, Germany, Fakultät für Informatik Technical Report 21/94, 1994.
33. D. B. Thomas and W. Luk, "FPGA Accelerated Sim. of Biologically Plausible Spiking Neural Networks", in Proc. FCCM'09, 2009.
34. H. Markram, "The Blue Brain Project", Nature Reviews Neuroscience, vol. 7, pp. 153-160, Feb. 2006.
35. S. Haykin, Neural Networks: A Comprehensive Foundation, Macmillan College Publishing Company, 1994.