CuNoC: A scalable dynamic NoC for dynamically reconflgurable FPGAs

Proceedings - 2007 International Conference on Field Programmable Logic and Applications, FPL

Volumn , Issue , 2007, Pages 753-756

  Jovanovic, S ^a   Tanougast, C ^a   Weber, S ^a   Bobda, C ^b  

^a INSTITUT JEAN LAMOUR   (France)

^b Rheinland Pfälzische Technische Universität Kaiserslautern Landau   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

BASIC CONCEPTS; PROCESSING ELEMENTS; RECONFIGURABLE DEVICES; SCALABLE COMMUNICATIONS;

ELECTRIC NETWORK TOPOLOGY;

EID: 44649182862     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPL.2007.4380761     Document Type: Conference Paper

References (11)

1. L. Benini and G. D. Micheli, "Networks on chips: a new SoC paradigm," in IEEE Computer, Jan. 2002.
2. A. Hemani, A. Jantsch, S. Kumar, A. Postula, J. Oberg, and D. Lindqvist, "Network on chip: An architecture for billion transistor era," in Proc. of the International NorChip Conference, Sept. 2000.
3. P. Guerrier and A. Greiner, "A generic architecture for on-chip packet-switched interconnections," in Proc. Design and Test in Europe (DATE), Mar. 2000, pp. 250-256.
4. S. K. et al, "A network on chip architecture and design methodology," in Proc. IEEE Computer Society Annual Symp. on VLSI, 2002, pp. 117-124.
5. W. J. Dally and B. Towles, "Route packets, not wires: On-chip interconnection networks," in Proc. Design Automation Conf. (DAC), 2001, pp. 683-689.
6. F. Kaiim and et al, "An interconnect architecture for networking systems on chips," IEEE Micro, vol. 22, no. 5, pp. 36-45, Mar. 2002.
7. P. P. Pande, C. Grecu, A. Ivanov, and R. Saleh, "Design of a switch for network on chip applications," in Proc. Int. Symp. Circuits and Systems (ISCAS), vol. 5, May 2003. pp. 217-220.
8. P. P. Pande, C. Grecu, M. Jones, A. Ivanov, and R. Saleh, "Performance evaluation and design trade-offs for network-on-chip interconnect architectures," IEEE Trans. Comput, vol. 54, no. 8, pp. 1025-1040, Aug. 2005.
9. C. Bobda, A. Ahmadinia, M. Majer, J. Teich, S. Fekete, and J. van der Veen, "Dynoc: A dynamic infrastructure for communication in dynamically reconfigurable devices," in International Conf. on FPL, Aug. 2005.
10. M. Majer, C. Bobda, A. Ahmadinia, and J. Teich, "Packet routing in dynamically changing networks on chip," in Proc. of 19th IEEE International Parallel and Distributed Symposium, Apr. 2005.
11. C. Bobda and A. Ahmadinia, "Dynamic interconnection of reconfigurable modules on reconfigurable devices," in Design & Test of Computers, IEEE, vol. 22, Sept. 2005, pp. 443-451.