Why dynamic-element-matching DACs work

IEEE Transactions on Circuits and Systems II: Express Briefs

Volumn 57, Issue 2, 2010, Pages 69-74

  Galton, Ian ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Digital to analog converter (DAC); Dynamic element matching (DEM); Mismatch scrambling; Mismatch shaping

Indexed keywords

CONTINUOUS TIME SYSTEMS; SURVEYING;

ANALOG COMPONENTS; ARBITRARY NUMBER; CONTINUOUS-TIME; DISCRETE TIME; DYNAMIC ELEMENT MATCHING; MISMATCH SCRAMBLING; MISMATCH SHAPING; THREE-LEVEL;

DIGITAL TO ANALOG CONVERSION;

EID: 77649313875     PISSN: 15497747     EISSN: 15583791     Source Type: Journal    
DOI: 10.1109/TCSII.2010.2042131     Document Type: Article

References (30)

1. R. Schreier and G. C. Temes, Understanding Delta-Sigma Data Converters. Hoboken, NJ: Wiley, 2005.
2. B. Jewett, K. Poulton, K.-C. Hsieh, and J. Doernberg, "A 12b 128 MSample/s ADC with 0.05LSB DNL," in Proc. IEEE Int. Solid-State Circuits Conf., Feb. 1997, pp. 138-139.
3. P. Rombouts and L. Weyten, "Dynamic element matching for pipelined A/D conversion," in Proc. IEEE Int. Conf. Electron., Circuits Syst., Sep. 1998, vol. 2, pp. 315-318.
4. I. Galton, "Digital cancellation of D/A converter noise in pipelined A/D converters," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 47, no. 3, pp. 185-196, Mar. 2000.
5. 2," IEEE J. Solid-State Circuits, vol. 39, no. 7, pp. 1064-1072, Jul. 2004.
6. B. Jewett, J. Liu, and K. Poulton, "A 1.2 Gs/s 15b DAC for precision signal generation," in Proc. IEEE Int. Solid-State Circuits Conf., Feb. 2005, pp. 110-111.
7. K. L. Chan, J. Zhu, and I. Galton, "Dynamic element matching to prevent nonlinear distortion from pulse-shape mismatches in high-resolution DACs," IEEE J. Solid-State Circuits, vol. 43, no. 9, pp. 2067-2078, Sep. 2008.
8. L. R. Carley, "A noise-shaping coder topology for 15+ bit converters," IEEE J. Solid-State Circuits, vol. 24, no. 2, pp. 267-273, Apr. 1989.
9. W. Redman-White and D. J. L. Bourner, "Improved dynamic linearity in multi-level ΣΔ converters by spectral dispersion of D/A distortion products," in Proc. IEEE Eur. Conf. Circuit Theory Des., Sep. 1989, pp. 205-208.
10. B. H. Leung and S. Sutarja, "Multi-bit Σ - Δ A/D converter incorporating a novel class of dynamic element shaping," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 39, no. 1, pp. 35-51, Jan. 1992.
11. M. J. Story, "Digital to analogue converter adapted to select input sources based on a preselected algorithm once per cycle of a sampling signal," U.S. Patent 5 138 317, Aug. 11, 1992.
12. H. S. Jackson, "Circuit and method of cancelling nonlinearity error associated with component mismatches in a data converter," U.S. Patent 5 221 926, Jun. 22, 1993.
13. R. Schreier and B. Zhang, "Noise-shaped multibit D/A converter employing unit elements," Electron. Lett., vol. 31, no. 20, pp. 1712-1713, Sep. 1995.
14. R. T. Baird and T. S. Fiez, "Linearity enhancement of ΔΣ A/D and D/A converters using data weighted averaging," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 42, no. 12, pp. 753-762, Dec. 1995.
15. T. W. Kwan, R. W. Adams, and R. Libert, "A stereo multibit Sigma Delta DAC with asynchronous master-clock interface," IEEE J. Solid-State Circuits, vol. 31, no. 12, pp. 1881-1887, Dec. 1996.
16. I. Galton, "Spectral shaping of circuit errors in digital-to-analog converters," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 44, no. 10, pp. 808-817, Oct. 1997.
17. T. Shui, R. Schreier, and F. Hudson, "Mismatch shaping for a current-mode multibit delta-sigma DAC," IEEE J. Solid-State Circuits, vol. 34, no. 3, pp. 331-338, Mar. 1999.
18. I. Fujimori, L. Longo, A. Hairapetian, K. Seiyama, S. Kosic, J. Cao, and S. Chan, "A 90 dB SNR 2.5 MHz output rate ADC using cascaded multibit ΔΣ modulation at 8×oversampling ratio," in Proc. IEEE Int. Solid-State Circuits Conf., Feb. 2000, pp. 338-339.
19. A. A. Hamoui and K. W. Martin, "High-order multibit modulators and pseudo data-weighted-averaging in low-oversampling ΔΣ ADCs for broad-band applications," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 51, no. 1, pp. 72-85, Jan. 2004.
20. K. Nguyen, A. Bandyopadhyay, R. Adams, K. Sweetland, and P. Baginski, "A 108 dB SNR 1.1 mW oversampling audio DAC with a three-level DEM technique," IEEE J. Solid-State Circuits, vol. 43, no. 12, pp. 2592-2600, Dec. 2008.
21. J. K. Poulsen, private communication.
22. E. Fogleman, I. Galton, W. Huff, and H. Jensen, "A 3.3-V single-poly CMOS audio ADC delta-sigma modulator with 98-dB peak SINAD and 105-dB peak SFDR," IEEE J. Solid-State Circuits, vol. 35, no. 3, pp. 297-307, Mar. 2000.
23. J. Welz and I. Galton, "Simplified logic for first-order and second-order mismatch-shaping digital-to-analog converters," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 48, no. 11, pp. 1014-1027, Nov. 2001.
24. J. Welz and I. Galton, "A tight signal-band power bound on mismatch noise in a mismatch-shaping digital-to-analog converter," IEEE Trans. Inf. Theory, vol. 50, no. 4, pp. 593-607, Apr. 2004.
25. H. Lin and R. Schreier, "A bandpass mismatch-shaped multi-bit ΣΔ switched-capacitor DAC using butterfly shuffler," in Proc. IEEE Int. Solid-State Circuits Conf., Feb. 1999, pp. 58-59.
26. T. S. Kaplan, J. F. Jensen, C. H. Fields, and M. F. Chang, "A 2-GS/s 3-bit ΣΔ-modulated DAC with tunable bandpass mismatch shaping," IEEE J. Solid-State Circuits, vol. 40, no. 3, pp. 603-610, Mar. 2005.
27. S. Reekmans, J. De Maeyer, P. Rombouts, and L. Weyten, "Quadrature mismatch shaping for digital-to-analog converters," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 53, no. 12, pp. 2529-2538, Dec. 2006.
28. R. Adams, K. Q. Nguyen, and K. Sweetland, "A 113-dB SNR oversampling DAC with segmented noise-shaped scrambling," IEEE J. Solid-State Circuits, vol. 33, no. 12, pp. 1871-1878, Dec. 1998.
29. K. L. Chan, N. Rakuljic, and I. Galton, "Segmented dynamic element matching for high-resolution digital-to-analog conversion," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 55, no. 11, pp. 3383-3392, Dec. 2008.
30. K. L. Chan and I. Galton, "A 14b 100 MS/s DAC with fully segmented dynamic element matching," in Proc. IEEE Int. Solid-State Circuits Conf., 2006, pp. 2390-2399.