Dynamic element matching to prevent nonlinear distortion from pulse-shape mismatches in high-resolution DACs

IEEE Journal of Solid-State Circuits

Volumn 43, Issue 9, 2008, Pages 2067-2078

  Chan, Kok Lim ^b   Zhu, Jianyu ^c   Galton, Ian ^a,c  

^a IEEE

^b INSTITUTE OF MICROELECTRONICS   (Singapore)

^c UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

CMOS current steering DAC; Digital to analog converters; Dynamic element matching; High speed high resolution data converters

Indexed keywords

CHLORINE COMPOUNDS; DIGITAL INTEGRATED CIRCUITS; DISTORTION (WAVES); GEOMORPHOLOGY; LAWS AND LEGISLATION; NONLINEAR DISTORTION; SURVEYING; TRAJECTORIES;

AMPLITUDE ERRORS; ANALYTICAL RESULTS; CMOS CURRENT-STEERING DAC; DIGITAL-TO-ANALOG CONVERTERS; DYNAMIC ELEMENT MATCHING; DYNAMIC RANGES; HIGH RESOLUTIONS; HIGH-SPEED HIGH-RESOLUTION DATA CONVERTERS; NYQUIST BANDS; PULSE SHAPING; SAMPLE RATE; SUFFICIENT CONDITIONS; WORST CASE;

TRACKING RADAR;

EID: 52249122001     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2008.2001931     Document Type: Article

References (21)

1. J. Bastos, A. M. Marques, M. S. J. Steyaert, and W. Sansen, "A 12-bit intrinsic accuracy high-speed CMOS DAC," IEEE J. Solid-State Circuits, vol. 33, no. 12, pp. 1959-1969, Dec. 1998.
2. 2 random walk CMOS DAC," IEEE J. Solid-State Circuits, vol. 34, no. 12, pp. 1708-1717, Dec. 1999.
3. Y. Cong and R. L. Geiger, "A 1.5-V 1.4-bit 100-MS/s self-calibrated DAC," IEEE J. Solid-State Circuits, vol. 38, no. 12, pp. 2051-2060, Dec. 2003.
4. A. R. Bugeja and B. S. Song, "A self-trimming 14-b 100-MS/s CMOS DAC," IEEE J. Solid-State Circuits, vol. 35, no. 12, pp. 1841-1852, Dec. 2000.
5. W. Schofield, D. Mercer, and L. St. Onge, "A 16 b 400 MS/s DAC with < -80 dBc IMD to 300 MHz and < -160 dBm/Hz noise power spectral density," in IEEE ISSCC Dig. Tech. Papers, 2003, pp. 126-127.
6. Q. Huang, P. A. Francese, C. Martelli, and J. Nielsen, "A 200 MS/s 14b 97 m W DAC in 0.18 μm CMOS," in IEEE ISSCC Dig. Tech. Papers, 2004, pp. 364-365.
7. J. Hyde, T. Humes, C. Diorio, M. Thomas, and M. Figueroa, "A 300-MS/s 1.4-bit digital-to-analog converter in logic CMOS," IEEE J. Solid-State Circuits, vol. 38, no. 5, pp. 734-740, May 2003.
8. B. Jewett, J. Liu, and K. Poulton, "A 1.2 Gs/s 15b DAC for precision signal generation," in IEEE ISSCC Dig. Tech. Papers, 2005, pp. 110-111.
9. 2," IEEE J. Solid-State Circuits, vol. 39, no. 7, pp. 1064-1072, Jul. 2004.
10. MB86061 12-bit 400 MS/s digital to analog converter. Fujitsu.
11. K. L. Chan and I. Galton, "A 14b 100 MS/s DAC with fully segmented dynamic element matching," in IEEE ISSCC Dig. Tech. Papers, 2006, pp. 582-583, 675.
12. K. L. Chan, J. Zhu, and I. Galton, "A 150 MS/s 14-bit segmented DEM DAC with greater than 83 dB of SFDR across the Nyquist band," in Symp. VLSI Circuits, Jun, 14, 2007.
13. T. S. Kaplan, J. F. Jensen, C. H. Fields, and M.-C. F. Chang, "A 2-GS/s 3-bit Δ∑ -modulated DAC with tunable bandpass mismatch shaping," IEEE J. Solid-State Circuits, vol. 40, no. 3, pp. 603-610, Mar. 2005.
14. K. Doris, C. Lin, D. Leenaerts, and A. van Roermund, "D/A conversion: amplitude and time error mapping optimization," in 8th IEEE Int. Conf. Electronics, Circuits and Systems, Sep. 2001, vol. 2, pp. 863-866.
15. Y. Tang, H. Hegt, A. van Roermund, K. Doris, and J. Briaire, "Statistical analysis of mapping technique for timing error correction, in current-steering DACs," in IEEE Int. Symp. Circuits and Systems (ISCAS'07), May 2007, pp. 1225-1228.
16. K. L. Chan, N. Rakuljic, and I. Galton, "Segmented dynamic element matching for high-resolution digital-to-analog conversion," IEEE Trans. Circuits Syst. I: Reg. Papers, submitted, under second review.
17. D. D. Caro and A. G. M. Strollo, "High-performance direct digital frequency synthesizer in 0.25 μm CMOS using dual-slope approximation," IEEE J. Solid-State Circuits, vol. 40, no. 11, pp. 2220-2227, Nov. 2005.
18. E. Fogleman, I. Galton, W. Huff, and H. T. Jensen, "A 3.3 V single-poly CMOS audio ADC delta-sigma modulator with 98 dB peak SINAD and 105 dB peak SFDR," IEEE J. Solid-State Circuits, vol.. 35, no. 3, pp. 297-307, Mar. 2000.
19. K. Doris, J. Briaire, D. Leenaerts, M. Vertragt, and A. van Roermund, "A 12b 500 MS/s DAC with >70 dB SFDR up to 1.20 MHz in 0.1.8 μm CMOS," in IEEE ISSCC Dig. Tech. Papers, 2005, pp. 116-117.
20. DAC5672: Dual 14-Bit 200 MSPS DAC. Texas Instruments, Inc.
21. MAX5891: 16-Bit, 600 Msps high dynamic performance DAC with differential LVDS inputs. Maxim.