A 108 dB SNR, 1.1 mW oversampling audio DAC with a three-level DEM technique

IEEE Journal of Solid-State Circuits

Volumn 43, Issue 12, 2008, Pages 2592-2600

  Nguyen, Khiem ^a   Bandyopadhyay, Abhishek ^a   Adams, Bob ^a   Sweetland, Karl ^a   Baginski, Paul ^a  

^a ANALOG DEVICES INC   (United States)

Author keywords

DAC; Low power; Oversampling; Portable audio; Sigma delta

Indexed keywords

DELTA SIGMA MODULATION; DIGITAL SIGNAL PROCESSING; GEOMORPHOLOGY; HYBRID COMPUTERS; INTERSYMBOL INTERFERENCE; JITTER; SURVEYING; TRACKING RADAR;

DAC; LOW POWER; OVERSAMPLING; PORTABLE AUDIO; SIGMA-DELTA;

DIGITAL INTEGRATED CIRCUITS;

EID: 57849163753     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2008.2006314     Document Type: Conference Paper

References (14)

1. Paulos et al., "Improved signal-to-noise ratio using tri-level deltasigma modulation", in Proc. IEEE ISCAS, May 1987, pp. 463-466.
2. C. Thompson et al., "A digitally corrected 20b delta-sigma modulator", in Proc. IEEE ISSCC Dig. Tech. Papers, Feb. 1994, pp. 194-195.
3. I. Fujimori et al., "A multibit ΣΔ audio DAC with 120 dB dynamic range." in Proc. IEEE ISSCC Dig. Tech. Papers, Feb. 1999. pp. 152-153.
4. 2 7.25-mW per-channel audio stereo-DAC with 97 dB DR and 39 dB SNR out." IEEE J. Solid-State Circuits, vol. 40, no. 7, pp. 1491-1498, Jul. 2005.
5. Intel AC97 Specifications Rev. 2.2 2000, p. 103.
6. K. Nguyen et al., "A 108 dB SNR. 1.1 mW oversampling audio DAC with a three-level DEM technique", in Proc. ISSCC Dig. Tech. Papers, Feb. 2008, pp. 488-489.
7. B. Adams et al., "A 113 dB SNR oversampling DAC with segmented noise shaped scrambling", in Proc. ISSCC Dig. Tech. Papers, Feb. 1998, pp. 62-63.
8. S. Norsworthy et al., Delta-Sigma Data Converters: Theory, Design, and Simulation. Piscataway, NJ: IEEE Press, 1997, p. 262.
9. K. Nguyen and R. Shreier, "System and method for tri-level logic data shuffling for oversampling data", U.S. Patent 7 079 063, Jul. 18, 2006.
10. T. Kwan et al., "A stereo multibit ΣΔ with asynchronous master-clock interface", IEEE J. Solid-State Circuits, vol. 31 no. 12, pp. 1881-1887, Dec. 1996.
11. K. Nguyen, "Return-to-hold switching scheme for DAC output stage", U.S. Patent 7 307 568, Dec. 11, 2007.
12. M. Kontiala el al., "Low power methodology issues in digital design", in Proc. IEEE ISCAS, May 2002, vol. 1, pp. 493-496.
13. D. Johns and K. Martin, Analog Integrated Circuit Design. New York: Wiley, 1997, p. 197.
14. K. Nguyen et al., "A 113 dB SNR oversampling sigma-delta DAC for CD/DVD applications", IEEE Trans. Consum. Election., vol. 44, no. 8, pp. 1019-1023, Aug. 1998.