Scale, scope, and speed - Managing the challenges of multiproduct manufacturing

IEEE Transactions on Semiconductor Manufacturing

Volumn 23, Issue 1, 2010, Pages 30-38

  Weber, Charles M ^a   Fayed, Asser ^b  

^a PORTLAND STATE UNIVERSITY   (United States)

^b CYPRESS SEMICONDUCTOR   (United States)

Author keywords

Cycle time; Multiproduct; Scale; Scope; Speed

Indexed keywords

APRIORI; COMMODITY COMPONENTS; COST STRUCTURE; CYCLE TIME; ECONOMIC CONSEQUENCES; ECONOMIC ENVIRONMENT; FAB PERFORMANCE; INTEGRATED APPROACH; MANUFACTURING CYCLE TIME; MULTI-PRODUCTS; MULTIPRODUCT; MULTIPRODUCT MANUFACTURING; NET PROFITS; PRODUCT CLASS; PRODUCTION PLANS; SALES PRICES; TIME DEPENDENT;

PRODUCTION CONTROL; PROFITABILITY; SALES;

COSTS;

EID: 76849097608     PISSN: 08946507     EISSN: None     Source Type: Journal    
DOI: 10.1109/TSM.2009.2039249     Document Type: Article

References (30)

1. P. Silverman, "Capital productivity: Major challenge for the semiconductor industry," Solid State Technol., vol.37, no.3, p. 104, 1994.
2. R. C. Leachman, "The economics of speed," presented at the ETM Seminar, Portland State Univ., Portland, OR, Nov. 3, 2005.
3. R. C. Leachman and S. Ding, "Integration of speed economics into decision- making for manufacturing management," in Int. J. Prod. Econ., 2007, pp. 39-55.
4. C. Terwiesch and R. E. Bohn, "Learning and process improvement during production ramp-up," Int. J. Prod. Econ., vol.70, no.1, pp. 1-19, 2001.
5. C. J. G. Gersick, "Time and transition in work teams: Toward a new model of group development," Acad. Manage. J., vol.31, no.1, pp. 9-41, 1988.
6. M. Porter, Note on the structural analysis of industries Harvard Business School, 1983, Case Study 9-376-1054
7. R. S. Pindyck and D. L. Rubinfeld, Microeconomics. Upper Saddle River, NJ: Prentice-Hall, 1998.
8. Y. Nishi, "VLSI research and development in the US and Japan," in Proc. Mater. Res. Symp. VLSI V, 1990, pp. 3-11.
9. C. Weber, "Yield learning and the sources of profitability in semiconductor manufacturing and process development," IEEE Trans. Semicond. Manuf., vol.17, no.2, pp. 590-596, Nov. 2004.
10. R. E. Bohn and C. Terwiesch, "The economics of yield-driven processes," J. Oper. Manage., vol.18, no.1, pp. 41-59, 1999.
11. W. Trybula, in Presentation of Int. SEMATECH's Global Economic Model, Portland, OR, May 20, 2003.
12. L. J. Bourgeois, III and K. M. Eisenhardt, "Strategic decision processes in high-velocity environments: Four cases in the microcomputer industry," Manage. Sci., vol.34, no.7, pp. 816-835, 1988.
13. A. Fayed and B. Dunnigan, "Characterizing the operating curve-How can semiconductor fabs grade themselves?," in Proc. ISSM, Oct. 2007, pp. 289-292.
14. M. Çakanyildirim and R. O. Roundy, "SeDFAM: Semiconductor demand forecast accuracy model," IIE Trans., vol.34, no.5, pp. 449-465, Nov. 2002.
15. R. C. Leachman, R. F. Benson, C. Liu, and D. J. Raar, "IMPReSS: An automated production planning and delivery quotation system at Harris corporation-Semiconductor sector," Interfaces, vol.26, pp. 6-37, 1996.
16. S. S. Aurand and P. J. Miller, "The operating curve: A method to measure and benchmark manufacturing line productivity," in Proc. IEEE/ SEMI-ASMC, Sep. 10-12, 1997, pp. 391-397.
17. K. Potti and M. Whitaker, "Cycle time reduction at a major texas instruments wafer fab," in Proc. IEEE/SEMI-ASMC, Mar.-Apr. 31-1, 2003, pp. 106-110.
18. W. Hopp and M. Spearman, Factory Physics, 2 ed. New York: Mc- Graw-Hill/Irwin, 2000.
19. J. Pahl, D. Woodruff, and S. Voß, "Production planning with load dependent lead times: An update of research," Ann. Oper. Res., vol.153, pp. 297-345, 2007.
20. J. M. Asmundsson, R. L. Rardin, and R. Uzsoy, "Tractable nonlinear production planning models for semiconductor wafer fabrication facilities," IEEE Trans. Semicond. Manuf., vol.19, no.1, pp. 95-111, Feb. 2006.
21. J. M. Asmundsson, R. L. Rardin, C. H. Turkseven, and R. Uzsoy, "Production planning models with resources subject to congestion," Naval Res. Logist., vol.56, pp. 142-157, 2009.
22. K. Nemoto, E. Akcali, and R. Uzsoy, "Quantifying the benefits of cycle-time reduction in semiconductor wafer fabrication," IEEE Trans. Electron. Packag. Manuf., vol.23, no.1, pp. 39-47, Jan. 2000.
23. D. Nazzal, M. Mollaghasemi, and D. Anderson, "A simulation-based evaluation of the cost of cycle time reduction in Agere Systems wafer fabrication facility-A case study," Int. J. Prod. Econ., pp. 300-313, 2006.
24. C. M. Weber, "Do learning organizations have strokes of genius?," in Proc. PICMET '06, Istanbul, Turkey, Jul. 8-13, 2006.
25. A. Fayed and C. M.Weber, "Optimizing the operating curve: How can every fab maximize its performance?," in Proc. IEEE/SEMI-ASMC, Boston, MA, May 4-6, 2008, pp. 286-291.
26. C. M.Weber and A. Fayed, "Managing the challenges of multi-product manufacturing," in Proc. IEEE/SEMI-ASMC, Berlin, Germany, May 11-13, 2009.
27. U. E. Reinhardt, "Break-even analysis for lockheed's tri star: An application of financial theory," J. Finance, vol.28, no.4, pp. 821-838, Sep. 1973.
28. C. M.Weber, C. N. Berglund, and P. Gabella, "The economics of photomask manufacturing and their impact on semiconductor manufacturing," IEEE Trans. Semicond. Manuf., vol.19, no.4, pp. 465-474, Nov. 2006.
29. J. Secrest and P. Burggraaf, "The reasoning behind cost of ownership," Semicond. Int., pp. 56-60, May 1993.
30. D. Dance and D. Jimenez, "Applications of cost of ownership," Semicond. Int., pp. 6-7, Sep. 1994.