Complete nanowire crossbar framework optimized for the multi-spacer patterning technique

Embedded Systems Week 2009 - 2009 International Conference on Compilers, Architecture, and Synthesis for Embedded Systems, CASES'09

Volumn , Issue , 2009, Pages 11-16

  Ben Jamaa, M Haykel ^a   Cerofolini, Gianfranco ^b   Leblebici, Yusuf ^a   De Micheli, Giovanni ^a  

^a EPFL   (Switzerland)

^b UNIVERSITY OF MILANO BICOCCA   (Italy)

Author keywords

Crossbars; Decoder; Emerging technologies; Gray code; MSPT; Nanowires; Spacer technique

Indexed keywords

CROSSBAR CIRCUITS; DECODER; DESIGN LEVELS; EMERGING TECHNOLOGIES; ENCODING SCHEMES; FABRICATION METHOD; GRAY CODES; HIGHER INTEGRATION; PATTERNING TECHNIQUES; POINT DENSITY; RECONFIGURABILITY; TECHNOLOGY PROBLEMS;

DECODING; ELECTRIC WIRE; FABRICATION; FAULT TOLERANCE; NANOWIRES; PROGRAM COMPILERS; QUALITY ASSURANCE; SEMICONDUCTOR QUANTUM DOTS;

EMBEDDED SYSTEMS;

EID: 72049097462     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1629395.1629398     Document Type: Conference Paper

References (16)

1. R. Beckman et al. Bridging dimensions: demultiplexing ultrahigh density nanowire circuits. Science, 310(5747):465-468, 2005.
2. M. H. Ben Jamaa et al. Variability-aware design of multi-level logic decoders for nanoscale crossbar memories. Transactions on Computer-Aided Design, IEEE, 27(11):2053-2067, Nov. 2008.
3. M. H. Ben Jamaa, Y. Leblebici, and G. De Micheli. Decoding nanowire arrays fabricated with the multi-spacer patterning technique. In Design Automation Conference, 2009. Proceedings, July 2009.
4. G. F. Cerofolini, P. Amato, and E. Romano. The multi-spacer patterning technique: a non-lithographic technique for terascale integration. Semiconductor Science Technology, 23(7):075020-+, July 2008.
5. Y.-K. Choi, T.-J. King, and C. Hu. A spacer patterning technology for nanoscale CMOS. Electron Devices, IEEE Transactions on, 49(3):436-441, March 2002.
6. A. DeHon and K. K. Likharev. Hybrid CMOS/nanoelectronic digital circuits: devices, architectures, and design automation. pages 375-382, 2005.
7. A. DeHon, P. Lincoln, and J. Savage. Stochastic assembly of sublithographic nanoscale interfaces. IEEE Transactions on Nanotechnology, 2(3):165-174, 2003.
8. S. Goldstein and D. Rosewater. Digital logic using molecular electronics. Solid-State Circuits Conference, 2002. Digest of Technical Papers. ISSCC. 2002 IEEE International, 1:204-459, 2002.
9. T. Hogg, Y. Chen, and P. Kuekes. Assembling nanoscale circuits with randomized connections. IEEE Transactions on Nanotechnology, 5(2):110-122, 2006.
10. P. J. Kuekes and R. S. Williams. Demultiplexer for a molecular wire crossbar network (MWCN DEMUX), 2001.
11. K. E. Moselund et al. Prospects for logic-on-a-wire. Microelectronic Engineering, (85):1406-1409, 2008.
12. J. E. Savage et al. Radial addressing of nanowires. ACM Journal on Emerging Technologies in Computing Systems, 2(2):129-154, 2006.
13. W. M. Weber et al. Silicon-nanowire transistors with intruded nickel-silicide contacts. Nano Letters, 6(12):2660-2666, 2006.
14. D. Whang, S. Jin, Y. Wu, and C. M. Lieber. Large-scale hierarchical organization of nanowire arrays for integrated nanosystems. Nano Letters, 3(9):1255-1259, 2003.
15. W. Wu et al. One-kilobit cross-bar molecular memory circuits at 30-nm half-pitch fabricated by nanoimprint lithography. Applied Physics A: Materials Science and Processing, 80(6):1173-1178, 2005.
16. Y. Zhang et al. An integrated phase change memory cell with Ge nanowire diode for cross-point memory. VLSI Technology, 2007 IEEE Symposium on, pages 98-99, June 2007.