Decoding nanowire arrays fabricated with the multi-spacer patterning technique

Proceedings - Design Automation Conference

Volumn , Issue , 2009, Pages 77-82

  Jamaa, M Haykel Ben ^a   Leblebici, Yusuf ^a   De Micheli, Giovanni ^a  

^a EPFL   (Switzerland)

Author keywords

Crossbar; Decoder; Emerging technologies; MSPT; Nanowires; Spacer technique

Indexed keywords

CROSSBAR; DECODER; EMERGING TECHNOLOGIES; MSPT; SPACER TECHNIQUE;

COMPUTER AIDED DESIGN; DECODING; DIGITAL INTEGRATED CIRCUITS; ELECTRIC WIRE; FABRICATION; SEMICONDUCTING SILICON; SEMICONDUCTOR QUANTUM DOTS; TECHNOLOGICAL FORECASTING; TECHNOLOGY;

NANOWIRES;

EID: 70350716490     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (16)

1. R. Beckman et al. Bridging dimensions: Demultiplexing ultrahigh density nanowire circuits. Science, 310(5747):465-468, 2005.
2. M. H. Ben Jamaa et al. Variability-aware design of multi-level logic decoders for nanoscale crossbar memories. Trans. CAD, 27(11):2053-2067, Nov. 2008.
3. G. S. Bhat and C. D. Savage. Balanced Gray codes. The Electronic Journal of Combinatorics, 3(1):R25, 1996.
4. G. Cerofolini. Realistic limits to computation. II. The technological side. Applied Physics A, 86(1):31-42, 2007.
5. A. DeHon. Design of programmable interconnect for sublithographic programmable logic arrays. In Proc. Int. Symp. on FPGA, pages 127-137, 2005.
6. A. DeHon et al. Stochastic assembly of sublithographic nanoscale interfaces. IEEE Trans. on Nanotechnology, 2(3):165-174, 2003.
7. F. Gray. Pulse code communication. US Patent No. 2632058, 1953.
8. T. Hogg et al. Assembling nanoscale circuits with randomized connections. Trans. on Nanotechnology, 5(2):110-122, 2006.
9. J. D. Holmes et al. Control of thickness and orientation of solution-grown silicon nanowires. Science, 287(5457):1471-1473, 2000.
10. Y. Luo et al. Two-dimensional molecular electronics circuits. ChemPhysChem, 3:519-525, 2002.
11. N. A. Melosh et al. Ultrahigh-density nanowire lattices and circuits. Science, 300(5616):112-115, 2003.
12. K. E. Moselund et al. Prospects for logic-on-a-wire. Microelectronic Engineering, (85):1406-1409, 2008.
13. J. E. Savage et al. Radial addressing of nanowires. Journal on Emerging Technologies in Computing Systems, 2(2):129-154, 2006.
14. S. M. Sze and K. K. Ng. Physics of Semiconductor Devices. 2007.
15. D. Whang et al. Large-scale hierarchical organization of nanowire arrays for integrated nanosystems. Nano Letters, 3(9):1255-1259, 2003.
16. Y. Zhang et al. An integrated phase change memory cell with ge nanowire diode for cross-point memory. VLSI Technology, pages 98-99, June 2007.