Impact of 3D design choices on manufacturing cost

2009 IEEE International Conference on 3D System Integration, 3DIC 2009

Volumn , Issue , 2009, Pages

  Velenis, Dimitrios ^a   Stucchi, Michele ^a   Marinissen, Erik Jan ^a   Swinnen, Bart ^a   Beyne, Eric ^a  

^a IMEC   (Belgium)

Author keywords

[No Author keywords available]

Indexed keywords

3-D INTEGRATION; 3D DESIGN; 3D IC DESIGN; 3D STACKING; COST MODELS; COST OF MANUFACTURING; MANUFACTURING COST; MANUFACTURING TECHNOLOGIES; SYSTEM COSTS; SYSTEM INTEGRATION; SYSTEM ON CHIPS; TECHNOLOGY SOLUTIONS; TESTING STRATEGIES; THROUGH-SILICON-VIA;

COSTS; MANUFACTURE;

THREE DIMENSIONAL;

EID: 70549098728     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/3DIC.2009.5306575     Document Type: Conference Paper

References (22)

1. "I.t.r.s. 2008 edition," International Technology Roadmap for Semiconductors, Tech. Rep., 2008.
2. W. McMahon, A. Haggag, and K. Hess, "Reliability scaling issues for nanoscale devices," Nanotechnology, IEEE Transactions on, vol. 2, no. 1, pp. 33-38, Mar 2003.
3. E. Beyne, "The rise of the 3rd dimension for system integration," in Interconnect Technology Conference, 2006 International, 0-0 2006, pp. 1-5.
4. W. Davis, J. Wilson, S. Mick, J. Xu, H. Hua, C. Mineo, A. Sule, M. Steer, and P. Franzon, "Demystifying 3d ics: the pros and cons of going vertical," Design & Test of Computers, IEEE, vol. 22, no. 6, pp. 498-510, Nov.-Dec. 2005.
5. R. Patti, "Three-dimensional integrated circuits and the future of systemon-chip designs," Proceedings of the IEEE, vol. 94, no. 6, pp. 1214- 1224, June 2006.
6. V. F. Pavlidis and E. G. Friedman, Three-Dimensional Integrated Circuit Design. Burlington, MA: Morgan Kaufmann, 2009.
7. M. Wolf, P. Ramm, A. Klumpp, and H. Reichl, "Technologies for 3d wafer level heterogeneous integration," in Design, Test, Integration and Packaging of MEMS/MOEMS, 2008. MEMS/MOEMS 2008. Symposium on, April 2008, pp. 123-126.
8. V. Suntharalingam et al., "Megapixel cmos image sensor fabricated in three-dimensional integrated circuit technology," in Solid-State Circuits Conference, 2005. Digest of Technical Papers. ISSCC. 2005 IEEE International, Feb. 2005, pp. 356-357 Vol. 1.
9. E. Beyne, "3d system integration technologies," in VLSI Technology, Systems, and Applications, 2006 International Symposium on, April 2006, pp. 1-9.
10. S. Babinetz, "Wire bonding solutions for 3-d stacked die packages," Electronics Manufacturing Engineering, May 2003.
11. H. Kikuchi, Y. Yamada, A. Ali, J. Liang, T. Fukushima, T. Tanaka, and M. Koyanagi, "Tungsten through-silicon via technology for threedimensional lsis," Japanese Journal of Applied Physics, vol. 47, no. 4, pp. 2801-2806, April 2008.
12. R. Weerasekera, L.-R. Zheng, D. Pamunuwa, and H. Tenhunen, "Extending systems-on-chip to the third dimension: performance, cost and technological tradeoffs," in Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on, Nov. 2007, pp. 212-219.
13. P. Marchal, B. Bougard, G. Katti, M. Stucchi, W. Dehaene, A. Papanikolaou, D. Verkest, B. Swinnen, and E. Beyne, "3-d technology assessment: Path-finding the technology/design sweet-spot," Proceedings of the IEEE, vol. 97, no. 1, pp. 96-107, Jan. 2009.
14. X. Dong and Y. Xie, "System-level cost analysis and design exploration for three-dimensional integrated circuits (3d ics)," in Design Automation Conference, 2009. ASP-DAC 2009. Asia and South Pacific, Jan. 2009, pp. 234-241.
15. B. Swinnen et al., "3d integration by cu-cu thermo-compression bonding of extremely thinned bulk-si die containing 10 μm pitch through-si vias," in Electron Devices Meeting, 2006. IEDM '06. International, Dec. 2006, pp. 1-4.
16. T. Fukushima, Y. Yamada, H. Kikuchi, and M. Koyanagi, "New threedimensional integration technology using chip-to-wafer bonding to achieve ultimate super-chip integration," Japanese Journal of Applied Physics, vol. 45, no. 4B, pp. 3030-3035, April 2006.
17. E. Beyne, P. De Moor, W. Ruythooren, R. Labie, A. Jourdain, H. Tilmans, D. Tezcan, P. Soussan, B. Swinnen, and R. Cartuyvels, "Through-silicon via and die stacking technologies for microsystemsintegration," in Electron Devices Meeting, 2008. IEDM 2008. IEEE International, Dec. 2008, pp. 1-4.
18. D. Lewis and H.-H. Lee, "A scan island based design enabling prebond testability in die-stacked microprocessors," in Test Conference, 2007. ITC 2007. IEEE International, Oct. 2007, pp. 1-8.
19. S. Hellebrand, J. Rajski, S. Tarnick, S. Venkataraman, and B. Courtois, "Built-in test for circuits with scan based on reseeding of multiplepolynomial linear feedback shift registers," Computers, IEEE Transactions on, vol. 44, no. 2, pp. 223-233, Feb 1995.
20. N. Touba and E. McCluskey, "Altering a pseudo-random bit sequence for scan-based bist," in Test Conference, 1996. Proceedings., International, Oct 1996, pp. 167-175.
21. L. Lai, J. Patel, T. Rinderknecht, and W.-T. Cheng, "Logic bist with scan chain segmentation," in Test Conference, 2004. Proceedings. ITC 2004. International, Oct. 2004, pp. 57-66.
22. R. Bassett, B. Butkus, S. Dingle, M. Faucher, P. Gillis, J. Panner, J. Petrovick, and D. Wheater, "Low cost testing of high density logic components," in Test Conference, 1989. Proceedings. Meeting the Tests of Time., International, Aug 1989, pp. 550-557.