-
1
-
-
84893701166
-
How to solve the current memory access and data transfer bottlenecks: At the processor architecture or at the compiler level
-
New York, NY. USA: ACM Press
-
F. Catthoor, N. D. Dutt, and C. E. Kozyrakis, "How to solve the current memory access and data transfer bottlenecks: at the processor architecture or at the compiler level," in DATE '00: Proceedings of the conference on Design, automation and test in Europe. New York, NY. USA: ACM Press, 2000. pp. 426-435.
-
(2000)
DATE '00: Proceedings of the conference on Design, automation and test in Europe
, pp. 426-435
-
-
Catthoor, F.1
Dutt, N.D.2
Kozyrakis, C.E.3
-
2
-
-
50249177214
-
-
The International Technology Roadmap for SemiconductorsITRS, Online, Available
-
The International Technology Roadmap for Semiconductors(ITRS), 2005. [Online]. Available: http://www.itrs.net
-
(2005)
-
-
-
4
-
-
45749134492
-
Performance comparison of interconnect technology and architecture options for deep submicron technology nodes
-
M. Bamal, S. List, M. Stucchi. A. Verhulst, M. Van Hove. R. Cartuyvels, G. Beyer, and K. Maex, "Performance comparison of interconnect technology and architecture options for deep submicron technology nodes," in Interconnect Technology Conference, 2006 International. 2006. pp. 202-204.
-
(2006)
Interconnect Technology Conference, 2006 International
, pp. 202-204
-
-
Bamal, M.1
List, S.2
Stucchi, M.3
Verhulst, A.4
Van Hove, M.5
Cartuyvels, R.6
Beyer, G.7
Maex, K.8
-
5
-
-
23944523157
-
Crosstalk reduction in mixed-signal 3-d integrated circuits with interdevice layer ground planes
-
S. Kim, C. Liu. L. Xue, and S. Tiwari. "Crosstalk reduction in mixed-signal 3-d integrated circuits with interdevice layer ground planes." Electron Devices, IEEE Transactions on, vol. 52, no. 7. pp. 1459-1467, 2005.
-
(2005)
Electron Devices, IEEE Transactions on
, vol.52
, Issue.7
, pp. 1459-1467
-
-
Kim, S.1
Liu, C.2
Xue, L.3
Tiwari, S.4
-
6
-
-
33747566850
-
3-d ics: A novel chip design for improving deep-submicrometer interconnect performance and systems-on-chip integration
-
May
-
K. Banerjee, S. J. Souri. P. Kapur. and K. C. Saraswat. "3-d ics: A novel chip design for improving deep-submicrometer interconnect performance and systems-on-chip integration." Proceedings of the IEEE, vol. 89, no. 5. pp. 602-633, May 2001.
-
(2001)
Proceedings of the IEEE
, vol.89
, Issue.5
, pp. 602-633
-
-
Banerjee, K.1
Souri, S.J.2
Kapur, P.3
Saraswat, K.C.4
-
7
-
-
33645668035
-
Placement of thermal vias in 3-d ics using various thermal objectives
-
B. Goplen and S. Sapatnekar, "Placement of thermal vias in 3-d ics using various thermal objectives," Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, vol. 25, no. 4, pp. 692-709, 2006.
-
(2006)
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on
, vol.25
, Issue.4
, pp. 692-709
-
-
Goplen, B.1
Sapatnekar, S.2
-
8
-
-
33947592223
-
Efficient thermal via planning approach and its application in 3-d floorplanning
-
Z. Li, X. Hong, Q. Zhou. S. Zeng, J. Bian, W. Yu, H. H. Yang, V. Pitchumani. and C-K. Cheng. "Efficient thermal via planning approach and its application in 3-d floorplanning." Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on. vol. 26, no. 4, pp. 645-658, 2007.
-
(2007)
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on
, vol.26
, Issue.4
, pp. 645-658
-
-
Li, Z.1
Hong, X.2
Zhou, Q.3
Zeng, S.4
Bian, J.5
Yu, W.6
Yang, H.H.7
Pitchumani, V.8
Cheng, C.-K.9
-
9
-
-
15044356680
-
Integrated microchannel cooling for three-dimensional circuit architectures
-
J. Koo. S. Im, L. Jiang, and K. Goodson, "Integrated microchannel cooling for three-dimensional circuit architectures." ASME Journal of Heat Transfer, vol. 127, pp. 49-58, 2005.
-
(2005)
ASME Journal of Heat Transfer
, vol.127
, pp. 49-58
-
-
Koo, J.1
Im, S.2
Jiang, L.3
Goodson, K.4
-
10
-
-
31644448596
-
Integrated thermal-fluidic i/o interconnects for an on-chip microchannel heat sink
-
February
-
B. Dang, M. Bakir, and J. Meindl, "Integrated thermal-fluidic i/o interconnects for an on-chip microchannel heat sink," Electron Device Letters, IEEE, vol. 27, pp. 117-119, February 2006.
-
(2006)
Electron Device Letters, IEEE
, vol.27
, pp. 117-119
-
-
Dang, B.1
Bakir, M.2
Meindl, J.3
-
11
-
-
34547204691
-
A thermally-aware performance analysis of vertically integrated (3-d) processor-memory hierarchy
-
New York, NY. USA: ACM Press
-
G. Luca, B. Agrawal, N. Srivastava, S.-C. Lin. T. Sherwood, and K. Banerjee, "A thermally-aware performance analysis of vertically integrated (3-d) processor-memory hierarchy." in DAC '06: Proceedings of the 43rd annual conference on Design automation. New York, NY. USA: ACM Press, 2006, pp. 991-996.
-
(2006)
DAC '06: Proceedings of the 43rd annual conference on Design automation
, pp. 991-996
-
-
Luca, G.1
Agrawal, B.2
Srivastava, N.3
Lin, S.-C.4
Sherwood, T.5
Banerjee, K.6
-
12
-
-
0036826663
-
-
M. Shen. L.-R. Zheng, and H. Tenhunen, Cost and performance analysis for mixed-signal system implementation: System-on-chip or system-on-package, Electronics Packaging Manufacturing, IEEE Journal of, 25, no. 4, pp. 262-272, October 2002.
-
M. Shen. L.-R. Zheng, and H. Tenhunen, "Cost and performance analysis for mixed-signal system implementation: System-on-chip or system-on-package," Electronics Packaging Manufacturing, IEEE Journal of, vol. 25, no. 4, pp. 262-272, October 2002.
-
-
-
-
13
-
-
50249151517
-
Mapping system-on-chip designs from 2-d to 3-d ics
-
C. Liu. J.-H. Chen, R. Manohar, and S. Tiwari, "Mapping system-on-chip designs from 2-d to 3-d ics," in Circuits and Systems, 2005, ISCAS 2005. IEEE International Symposium on. 2005, pp. 2939-2942 Vol. 3.
-
(2005)
Circuits and Systems, 2005, ISCAS 2005. IEEE International Symposium on
, vol.3
, pp. 2939-2942
-
-
Liu, C.1
Chen, J.-H.2
Manohar, R.3
Tiwari, S.4
-
14
-
-
39049113371
-
Yield and cost modeling for 3d chip stack technologies
-
September
-
P. Mercier, S. Singh, K. Iniewski, B. Moore, and P. O'Shea, "Yield and cost modeling for 3d chip stack technologies," in Conference 2006, IEEE Custom Integrated Circuits, September 2006, pp. 357-360.
-
(2006)
Conference 2006, IEEE Custom Integrated Circuits
, pp. 357-360
-
-
Mercier, P.1
Singh, S.2
Iniewski, K.3
Moore, B.4
O'Shea, P.5
-
15
-
-
0003838056
-
Advanced Electronic Packaging
-
R. K. Ulrich and W. D. Brown, Eds, 2nd ed, Wiley-Interscience, September
-
R. K. Ulrich and W. D. Brown, Eds., Advanced Electronic Packaging, 2nd ed., ser. IEEE Press Series on Microelectronic Systems. Wiley-Interscience, September 2005.
-
(2005)
ser. IEEE Press Series on Microelectronic Systems
-
-
-
16
-
-
33847622759
-
Stacked package-on-package design guidelines
-
July
-
M. Dreiza, A. Yoshida, J. Micksch, and L. Smith, "Stacked package-on-package design guidelines," ChipScale Review, Amkor Technology Inc., July 2005.
-
(2005)
ChipScale Review, Amkor Technology Inc
-
-
Dreiza, M.1
Yoshida, A.2
Micksch, J.3
Smith, L.4
-
17
-
-
33646934683
-
New three-dimensional integration technology using chip-to-wafer bonding to achieve ultimate super-chip integration
-
T. Fukushima, Y. Yamada, H. Kikuchi, and M. Koyanagi. "New three-dimensional integration technology using chip-to-wafer bonding to achieve ultimate super-chip integration," Japanese Journal of Applied Physics, vol. 45, no. 4B, pp. 3030-3035, 2006.
-
(2006)
Japanese Journal of Applied Physics
, vol.45
, Issue.4 B
, pp. 3030-3035
-
-
Fukushima, T.1
Yamada, Y.2
Kikuchi, H.3
Koyanagi, M.4
-
18
-
-
33947389980
-
-
E. Culurciello and A. G. Andreou, Capacitive inter-chip data and power transfer for 3-d vlsi, Circuits and Systems 11: Express Briefs, IEEE Transactions on [see also Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on], 53, no. 12, pp. 1348-1352, 2006.
-
E. Culurciello and A. G. Andreou, "Capacitive inter-chip data and power transfer for 3-d vlsi," Circuits and Systems 11: Express Briefs, IEEE Transactions on [see also Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on], vol. 53, no. 12, pp. 1348-1352, 2006.
-
-
-
-
19
-
-
33847145908
-
A 0.14mw/gbps high-density capacitive interface for 3d system integration
-
A. Fazzi, L. Magagni, M. Mirandola, R. Canegallo, S. Schmitz, and R. Guerrieri, "A 0.14mw/gbps high-density capacitive interface for 3d system integration." in Custom Integrated Circuits Conference, 2005. Proceedings of the IEEE 2005. 2005, pp. 101-104.
-
(2005)
Custom Integrated Circuits Conference, 2005. Proceedings of the IEEE 2005
, pp. 101-104
-
-
Fazzi, A.1
Magagni, L.2
Mirandola, M.3
Canegallo, R.4
Schmitz, S.5
Guerrieri, R.6
-
20
-
-
33745123360
-
2.8 gb/s inductively coupled interconnect for 3d ics
-
J. Xu, J. Wilson, S. Mick, L. Luo, and P. Franzon, "2.8 gb/s inductively coupled interconnect for 3d ics." in VLSI Circuits, 2005, Digest of Technical Papers, 2005 Symposium on, 2005, pp. 352-355.
-
(2005)
VLSI Circuits, 2005, Digest of Technical Papers, 2005 Symposium on
, pp. 352-355
-
-
Xu, J.1
Wilson, J.2
Mick, S.3
Luo, L.4
Franzon, P.5
-
21
-
-
28144448386
-
A 3d integration scheme utilizing wireless interconnections for implementing hyper brains
-
A. Iwata, M. Sasaki, T. Kikkawa, S. Kameda, H. Ando, K. Kimoto, D. Arizono, and H. Slinami, "A 3d integration scheme utilizing wireless interconnections for implementing hyper brains," in Solid-Slate Circuits Conference, 2005. Digest of Technical Papers. ISSCC. 2005 IEEE International. 2005, pp. 262-597 Vol. 1.
-
(2005)
Solid-Slate Circuits Conference, 2005. Digest of Technical Papers. ISSCC. 2005 IEEE International
, vol.1
, pp. 262-597
-
-
Iwata, A.1
Sasaki, M.2
Kikkawa, T.3
Kameda, S.4
Ando, H.5
Kimoto, K.6
Arizono, D.7
Slinami, H.8
-
23
-
-
0018453798
-
Placement and average interconnection lengths of computer logic
-
W. Donath, "Placement and average interconnection lengths of computer logic," Circuits and Systems, IEEE Transactions on, vol. 26, no. 4, pp. 272-277, 1979.
-
(1979)
Circuits and Systems, IEEE Transactions on
, vol.26
, Issue.4
, pp. 272-277
-
-
Donath, W.1
-
24
-
-
0034459340
-
Prediction of net-length distribution for global interconnects in a heterogeneous system-on-a-chip
-
P. Zarkesh-Ha, J. Davis, and J. Meindl, "Prediction of net-length distribution for global interconnects in a heterogeneous system-on-a-chip." Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, vol. 8, no. 6, pp. 649-659, 2000.
-
(2000)
Very Large Scale Integration (VLSI) Systems, IEEE Transactions on
, vol.8
, Issue.6
, pp. 649-659
-
-
Zarkesh-Ha, P.1
Davis, J.2
Meindl, J.3
-
26
-
-
0030285809
-
-
A. George, J. Krusius, and R. Granitz, Packaging alternatives to large silicon chips: tiled silicon on mcm and pwb substrates, Components, Packaging, and Manufacturing Technology, Part B: Advanced Packaging, IEEE Transactions on [see also Components, Hybrids, and Manufacturing Technology, IEEE Transactions on], 19, no. 4, pp. 699-708, 1996.
-
A. George, J. Krusius, and R. Granitz, "Packaging alternatives to large silicon chips: tiled silicon on mcm and pwb substrates," Components, Packaging, and Manufacturing Technology, Part B: Advanced Packaging, IEEE Transactions on [see also Components, Hybrids, and Manufacturing Technology, IEEE Transactions on], vol. 19, no. 4, pp. 699-708, 1996.
-
-
-
-
27
-
-
0036059541
-
A detailed cost model for concurrent use with hardware/software co-design
-
D. Ragan, P. Sandborn, and P. Stoaks, "A detailed cost model for concurrent use with hardware/software co-design," in Design Automation Conference, 2002, Proceedings of IEEE/ACM, 2002, pp. 269-274.
-
(2002)
Design Automation Conference, 2002, Proceedings of IEEE/ACM
, pp. 269-274
-
-
Ragan, D.1
Sandborn, P.2
Stoaks, P.3
-
29
-
-
0029207481
-
Performance trends in high-end processors
-
G. Sai-Halasz, "Performance trends in high-end processors." Proceedings of the IEEE, vol. 83, no. 1, pp. 20-36, 1995.
-
(1995)
Proceedings of the IEEE
, vol.83
, Issue.1
, pp. 20-36
-
-
Sai-Halasz, G.1
-
31
-
-
33947407658
-
Three-dimensional integrated circuits and the future of system-on-chip designs
-
R. Patti, "Three-dimensional integrated circuits and the future of system-on-chip designs." Proceedlngs of the IEEE, vol. 94, no. 6, pp. 1214-1224, 2006.
-
(2006)
Proceedlngs of the IEEE
, vol.94
, Issue.6
, pp. 1214-1224
-
-
Patti, R.1
-
34
-
-
50249157028
-
-
ARM Cortex-A8 Processor Product Brief. March 2007. [Online]. Available: http://www.arm.com
-
ARM Cortex-A8 Processor Product Brief. March 2007. [Online]. Available: http://www.arm.com
-
-
-
-
36
-
-
23744469665
-
2.5-dimensional vlsi system integration
-
June
-
Y. Deng and W. P. Maly, "2.5-dimensional vlsi system integration," very-large scale integration (VLSI) systems , IEEE Transactions of, vol. 13, no. 6, pp. 668-677, June 2005.
-
(2005)
very-large scale integration (VLSI) systems , IEEE Transactions of
, vol.13
, Issue.6
, pp. 668-677
-
-
Deng, Y.1
Maly, W.P.2
|