메뉴 건너뛰기




Volumn , Issue , 2007, Pages 212-219

Extending systems-on-chip to the third dimension: Performance, cost and technological tradeoffs

Author keywords

[No Author keywords available]

Indexed keywords

COMMERCE; COST ACCOUNTING; DESIGN; ELECTRONICS ENGINEERING; FIGHTER AIRCRAFT; NONMETALS; SILICON; SOLUTIONS; THREE DIMENSIONAL;

EID: 49849099251     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCAD.2007.4397268     Document Type: Conference Paper
Times cited : (95)

References (37)
  • 1
    • 84893701166 scopus 로고    scopus 로고
    • How to solve the current memory access and data transfer bottlenecks: At the processor architecture or at the compiler level
    • New York, NY. USA: ACM Press
    • F. Catthoor, N. D. Dutt, and C. E. Kozyrakis, "How to solve the current memory access and data transfer bottlenecks: at the processor architecture or at the compiler level," in DATE '00: Proceedings of the conference on Design, automation and test in Europe. New York, NY. USA: ACM Press, 2000. pp. 426-435.
    • (2000) DATE '00: Proceedings of the conference on Design, automation and test in Europe , pp. 426-435
    • Catthoor, F.1    Dutt, N.D.2    Kozyrakis, C.E.3
  • 2
    • 50249177214 scopus 로고    scopus 로고
    • The International Technology Roadmap for SemiconductorsITRS, Online, Available
    • The International Technology Roadmap for Semiconductors(ITRS), 2005. [Online]. Available: http://www.itrs.net
    • (2005)
  • 5
    • 23944523157 scopus 로고    scopus 로고
    • Crosstalk reduction in mixed-signal 3-d integrated circuits with interdevice layer ground planes
    • S. Kim, C. Liu. L. Xue, and S. Tiwari. "Crosstalk reduction in mixed-signal 3-d integrated circuits with interdevice layer ground planes." Electron Devices, IEEE Transactions on, vol. 52, no. 7. pp. 1459-1467, 2005.
    • (2005) Electron Devices, IEEE Transactions on , vol.52 , Issue.7 , pp. 1459-1467
    • Kim, S.1    Liu, C.2    Xue, L.3    Tiwari, S.4
  • 6
    • 33747566850 scopus 로고    scopus 로고
    • 3-d ics: A novel chip design for improving deep-submicrometer interconnect performance and systems-on-chip integration
    • May
    • K. Banerjee, S. J. Souri. P. Kapur. and K. C. Saraswat. "3-d ics: A novel chip design for improving deep-submicrometer interconnect performance and systems-on-chip integration." Proceedings of the IEEE, vol. 89, no. 5. pp. 602-633, May 2001.
    • (2001) Proceedings of the IEEE , vol.89 , Issue.5 , pp. 602-633
    • Banerjee, K.1    Souri, S.J.2    Kapur, P.3    Saraswat, K.C.4
  • 9
    • 15044356680 scopus 로고    scopus 로고
    • Integrated microchannel cooling for three-dimensional circuit architectures
    • J. Koo. S. Im, L. Jiang, and K. Goodson, "Integrated microchannel cooling for three-dimensional circuit architectures." ASME Journal of Heat Transfer, vol. 127, pp. 49-58, 2005.
    • (2005) ASME Journal of Heat Transfer , vol.127 , pp. 49-58
    • Koo, J.1    Im, S.2    Jiang, L.3    Goodson, K.4
  • 10
    • 31644448596 scopus 로고    scopus 로고
    • Integrated thermal-fluidic i/o interconnects for an on-chip microchannel heat sink
    • February
    • B. Dang, M. Bakir, and J. Meindl, "Integrated thermal-fluidic i/o interconnects for an on-chip microchannel heat sink," Electron Device Letters, IEEE, vol. 27, pp. 117-119, February 2006.
    • (2006) Electron Device Letters, IEEE , vol.27 , pp. 117-119
    • Dang, B.1    Bakir, M.2    Meindl, J.3
  • 12
    • 0036826663 scopus 로고    scopus 로고
    • M. Shen. L.-R. Zheng, and H. Tenhunen, Cost and performance analysis for mixed-signal system implementation: System-on-chip or system-on-package, Electronics Packaging Manufacturing, IEEE Journal of, 25, no. 4, pp. 262-272, October 2002.
    • M. Shen. L.-R. Zheng, and H. Tenhunen, "Cost and performance analysis for mixed-signal system implementation: System-on-chip or system-on-package," Electronics Packaging Manufacturing, IEEE Journal of, vol. 25, no. 4, pp. 262-272, October 2002.
  • 15
    • 0003838056 scopus 로고    scopus 로고
    • Advanced Electronic Packaging
    • R. K. Ulrich and W. D. Brown, Eds, 2nd ed, Wiley-Interscience, September
    • R. K. Ulrich and W. D. Brown, Eds., Advanced Electronic Packaging, 2nd ed., ser. IEEE Press Series on Microelectronic Systems. Wiley-Interscience, September 2005.
    • (2005) ser. IEEE Press Series on Microelectronic Systems
  • 17
    • 33646934683 scopus 로고    scopus 로고
    • New three-dimensional integration technology using chip-to-wafer bonding to achieve ultimate super-chip integration
    • T. Fukushima, Y. Yamada, H. Kikuchi, and M. Koyanagi. "New three-dimensional integration technology using chip-to-wafer bonding to achieve ultimate super-chip integration," Japanese Journal of Applied Physics, vol. 45, no. 4B, pp. 3030-3035, 2006.
    • (2006) Japanese Journal of Applied Physics , vol.45 , Issue.4 B , pp. 3030-3035
    • Fukushima, T.1    Yamada, Y.2    Kikuchi, H.3    Koyanagi, M.4
  • 18
    • 33947389980 scopus 로고    scopus 로고
    • E. Culurciello and A. G. Andreou, Capacitive inter-chip data and power transfer for 3-d vlsi, Circuits and Systems 11: Express Briefs, IEEE Transactions on [see also Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on], 53, no. 12, pp. 1348-1352, 2006.
    • E. Culurciello and A. G. Andreou, "Capacitive inter-chip data and power transfer for 3-d vlsi," Circuits and Systems 11: Express Briefs, IEEE Transactions on [see also Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on], vol. 53, no. 12, pp. 1348-1352, 2006.
  • 23
    • 0018453798 scopus 로고
    • Placement and average interconnection lengths of computer logic
    • W. Donath, "Placement and average interconnection lengths of computer logic," Circuits and Systems, IEEE Transactions on, vol. 26, no. 4, pp. 272-277, 1979.
    • (1979) Circuits and Systems, IEEE Transactions on , vol.26 , Issue.4 , pp. 272-277
    • Donath, W.1
  • 24
  • 26
    • 0030285809 scopus 로고    scopus 로고
    • A. George, J. Krusius, and R. Granitz, Packaging alternatives to large silicon chips: tiled silicon on mcm and pwb substrates, Components, Packaging, and Manufacturing Technology, Part B: Advanced Packaging, IEEE Transactions on [see also Components, Hybrids, and Manufacturing Technology, IEEE Transactions on], 19, no. 4, pp. 699-708, 1996.
    • A. George, J. Krusius, and R. Granitz, "Packaging alternatives to large silicon chips: tiled silicon on mcm and pwb substrates," Components, Packaging, and Manufacturing Technology, Part B: Advanced Packaging, IEEE Transactions on [see also Components, Hybrids, and Manufacturing Technology, IEEE Transactions on], vol. 19, no. 4, pp. 699-708, 1996.
  • 29
    • 0029207481 scopus 로고
    • Performance trends in high-end processors
    • G. Sai-Halasz, "Performance trends in high-end processors." Proceedings of the IEEE, vol. 83, no. 1, pp. 20-36, 1995.
    • (1995) Proceedings of the IEEE , vol.83 , Issue.1 , pp. 20-36
    • Sai-Halasz, G.1
  • 31
    • 33947407658 scopus 로고    scopus 로고
    • Three-dimensional integrated circuits and the future of system-on-chip designs
    • R. Patti, "Three-dimensional integrated circuits and the future of system-on-chip designs." Proceedlngs of the IEEE, vol. 94, no. 6, pp. 1214-1224, 2006.
    • (2006) Proceedlngs of the IEEE , vol.94 , Issue.6 , pp. 1214-1224
    • Patti, R.1
  • 34
    • 50249157028 scopus 로고    scopus 로고
    • ARM Cortex-A8 Processor Product Brief. March 2007. [Online]. Available: http://www.arm.com
    • ARM Cortex-A8 Processor Product Brief. March 2007. [Online]. Available: http://www.arm.com


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.