Multi-accuracy power and performance transaction-level modeling

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 26, Issue 10, 2007, Pages 1830-1842

  Beltrame, Giovanni ^b   Sciuto, Donatella ^a,c   Silvano, Cristina ^a,c  

^a IEEE

^b EUROPEAN SPACE AGENCY   (Netherlands)

^c POLITECNICO DI MILANO   (Italy)

Author keywords

Embedded systems; Modeling; Power modeling and estimation; Simulation

Indexed keywords

COMPUTER AIDED DESIGN; COMPUTER SIMULATION; CONSTRAINT THEORY; ELECTRIC POWER MEASUREMENT; MATHEMATICAL MODELS; MOTION PICTURE EXPERTS GROUP STANDARDS; PARAMETER ESTIMATION;

MPEG4 ENCODER; MULTI-ACCURACY POWER; OPTIMAL PERFORMANCE; POWER MODELING AND ESTIMATION;

EMBEDDED SYSTEMS;

EID: 34748891113     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2007.895790     Document Type: Article

References (30)

1. G. Beltrame, D. Lyonnard, C. Pilkington, D. Sciuto, and C. Silvano, "Exploiting TLM and object introspection for system-level simulation," in Proc. DATE, Mar. 2006, pp. 100-105.
2. L. Cai and D. Gajski, "Transaction level modeling: An overview," in Proc. Conf. CODES+ISSS, 2003, pp. 19-24.
3. X. Zhu and S. Malik, "A hierarchical modeling framework for onchip communication architectures," in Proc. IEEE/ACM ICCAD, 2002, pp. 663-671.
4. O. Ogawa, S. B. de Noyer, P. Chauvet, K. Shinohara, Y. Watanabe, H. Niizuma, T. Sasaki, and Y. Takai, "A practical approach for bus architecture optimization at transaction level," in Proc. Conf. DATE, 2003, p. 20176.
5. M. Caldari, M. Conti, M. Coppola, S. Curaba, L. Pieralisi, and C. Turchetti, "Transaction-level models for AMBA bus architecture using SystemC 2.0," in Proc. Conf. DATE, 2003, p. 20026.
6. S. Pasricha, N. Dutt, and M. Ben-Romdhane, "Extending the transaction level modeling approach for fast communication architecture exploration," in Proc. 41st Annu. DAC, 2004, pp. 113-118.
7. CoWare. (2006, Dec.). Platform Architect. [Online], Available: http://www.coware.com/products/platformarchitect.php
8. Synopsys. (2006, Dec.). CoCentric System Studio. [Online]. Available: http://www.synopsys.com/products/designware/system_studio/
9. E. Viaud, F. Pecheux, and A. Greiner, "An efficient TLM/T modeling and simulation environment based on conservative parallel discrete event principles," in Proc. DATE, 2006, pp. 1-6.
10. N. Vijaykrishnan, M. Kandemir, M. J. Irwin, H. S. Kim., and W. Ye, "Energy-driven integrated hardware-software optimizations using simple-power," in Proc. ISCA, 2000, pp. 95-106.
11. D. Brooks, V. Tiwari, and M. Martonosi, "Wattch: A framework for architectural-level power analysis and optimizations," in Proc. 27th Annu. Int. Symp. Comput. Architecture, 2000, pp. 83-94.
12. D. Burger, T. M. Austin, and S. Bennett, "Evaluating future microprocessors: The SimpleScalar Tool Set," Univ. Wisconsin, Madison, Tech. Rep. CS-TR-1996-1308, 1996.
13. M. Loghi, M. Poncino, and L. Benini, "Cycle-accurate power analysis for multiprocessor systems-on-a-chip," in Proc. 14th ACM Great Lakes Symp. VLSI, 2004, pp. 406-410.
14. J. Chen, M. Dubois, and P. Stenstrom, "Integrating complete-system and user-level performance/power simulators: The SimWattch approach," in Proc. ISPASS, 2003, pp. 1-10.
15. P. S. Magnusson, M. Christensson, J. Eskilson, D. Forsgren, G. Hallberg, J. Hogberg, F. Larsson, A. Moestedt, and B. Werner, "Simics: A full system simulation platform," Computer, vol. 35, no. 2, pp. 50-58, Feb. 2002.
16. N. Vijaykrishnan, "Evaluating integrated hardware-software optimizations using a unified energy estimation framework," IEEE Trans. Comput., vol. 52, no. 1, pp. 59-76, Jan. 2003.
17. M. Kandemir, "Influence of compiler optimizations on system power," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 9, no. 6, pp. 801-804, Dec. 2001.
18. R. Klein, "Miami: A hardware software co-simulation environment," in Proc. 7th IEEE Int. Workshop RSP, 1996, p. 173.
19. K. Hines and G. Borriello, "Selective focus as a means of improving geographically distributed embedded system co-simulation," in Proc. 8th Int. Workshop RSP-Shortening Path from Specification Prototype, 1997, p. 58.
20. C. Ghezzi and M. Jazayeri, Programming Language Concepts, 2nd ed. Hoboken, NJ: Wiley, 1986.
21. P. G. Paulin, C. Pilkington, and E. Bensoudane, "StepNP: A system-level exploration platform for network processors," IEEE Des. Test Comput., vol. 19, no. 6, pp. 17-26, Nov./Dec. 2002. DOI:10.1109/MDT.2002.1047740.
22. J. Laurent, N. Julien, E. Senn, and E. Martin, "Functional level power analysis: An efficient approach for modeling the power consumption of complex processors," in Proc. Conf. DATE, 2004.
23. T. T. Ye, L. Benini, and G. De Micheli, "Packetized on-chip interconnect communication analysis for MPSoC," in Proc. DATE, 2003, pp. 344-349.
24. P. Shivakumar and N. Jouppi, "CACTI 3.0: An integrated cache timing, power, and area model," Compaq Western Research Laboratory, Palo Alto, CA, WRL Res. Rep. 2001/2, Aug. 2001.
25. T. Simunic, L. Benini, and G. De Micheli, "Cycle-accurate simulation of energy consumption in embedded systems," in Proc. 36th Annu. DAC, 1999, pp. 867-872.
26. A. Chandrakasan, "Minimizing power consumption in digital CMOS circuits," Proc. IEEE, vol. 83, no. 4, pp. 498-523, Apr. 1995.
27. A. Bona, V. Zaccaria, and R. Zafalon, "System level power modeling and simulation of high-end industrial network-on-chip," in Proc. Conf. Design, Autom. Test Eur., 2004, pp. 318-323.
28. C. Brandolese, F. Salice, and D. Sciuto, "Static power modeling of 32-bit microprocessors," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 21, no. 11, pp. 1306-1316, Nov. 2002.
29. N. Manjikian, "Multiprocessor enhancements of the SimpleScalar tool set," SIGARCH Comput. Archit. News, vol. 29, no. 1, pp. 8-15, Mar. 2001.
30. P. Mochapetris, DNS: The Domain Name System, Nov. 1987, Network Working Group. ISI, RFC 1034.