Concurrency emulation and analysis of parallel applications for multi-processor system-on-chip co-design

Embedded Systems Week 2008 - Proceedings of the 6th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis, CODES+ISSS 2008

Volumn , Issue , 2008, Pages 7-12

  Beltrame, Giovanni ^a   Fossati, Luca ^b   Sciuto, Donatella ^b  

^a EUROPEAN SPACE AGENCY   (Netherlands)

^b POLITECNICO DI MILANO   (Italy)

Author keywords

Codesign; Emulation; MPSoC; OpenMP; Operating system; ReSP

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; APPLICATIONS; BENCHMARKING; COMPUTER AIDED LOGIC DESIGN; COMPUTER OPERATING SYSTEMS; CONCURRENCY CONTROL; CONCURRENT ENGINEERING; INTEGRATED CIRCUITS; MICROPROCESSOR CHIPS; MULTIPROCESSING SYSTEMS; REAL TIME SYSTEMS;

CODESIGN; EMULATION; MPSOC; OPENMP; OPERATING SYSTEM; RESP;

EMBEDDED SYSTEMS;

EID: 63349101597     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1450135.1450138     Document Type: Conference Paper

References (15)

1. G. Beltrame, C. Bolchini, L. Fossati, A. Miele, and D. Sciuto. ReSP: a non-intrusive transaction-level reflective MPSoC simulation platform for design space exploration. In ASP-DAG '08, pages 673-678, 2008.
2. P. Destro, F. Fummi, and G. Pravadelli. A smooth refinement flow for co-designing HW and SW threads. In DATE '07, pages 105-110, 2007.
3. A. J. Dorta. The openMP source code repository. In PDP'05, pages 244-250, Feb. 2005.
4. B. Foote and R. E. Johnson. Reflective facilities in smalltalk-80. pages 327-335, 1989.
5. B. Girodias, E. M. Aboulhamid, and G. Nicolescu. A Platform for Refinement of OS Services for Embedded Systems. In DELTA '06, pages 227-236, 2006.
6. S. Honda, T. Wakabayashi, H. Tomiyama, and H. Takada. RTOS-centric hardware/software cosimulator for embedded system design, pages 158-163, 2004.
7. H. Jin, M. Frumkin, and J. Yan. The OpenMP Implementation of NAS Parallel Benchmarks and Its Performance.
8. E. A. Lee. The problem with threads. Computer, vol. 39: pag. 33-42, 2006.
9. H. Posadas, J. Ádamez, P. Sánchez, E. Villar, and F. Blasco. POSIX modeling in System C. pages 485-490, 2006.
10. W. Qin and S. Malik. Flexible and formal modeling of microprocessors with application to retargetable simulation. In DATE '03, page 10556, 2003.
11. S. Rigo, G. Araujo, M. Bartholomeu, and R. Azevedo. ArchC: a SystemC-based architecture description language. In SBAC-PAD 2004, pages 66-73, 2004.
12. G. Schirner and R. Domer. Introducing preemptive scheduling in abstract RTOS models using result oriented modeling. In (DATE '08), 2008.
13. SWARM http://www.cl.cam.ac.uk/~mwd24/phd/swarm.html.
14. W. Wolf. A decade of hardware/software codesign. Computer, 36:38-43, 2003.
15. S. Yoo, G. Nicolescu, L. Gauthier, and A. Jerraya. Automatic Generation Including Fast Timed Simulation Models of Operating Systems in Multiprocessor SoC Communication Design. 2002.