ReSP: A non-intrusive Transaction-Level Reflective MPSoC Simulation Platform for design space exploration

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn , Issue , 2008, Pages 673-678

  Beltrame, Giovanni ^a   Bolchini, Cristiana ^b   Fossati, Luca ^b   Miele, Antonio ^b   Sciuto, Donatella ^b  

^a Europeran Space Agency   (Netherlands)

^b POLITECNICO DI MILANO   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

AUTOMATIC ANALYSIS; CASE STUDIES; DESIGN AUTOMATION CONFERENCE; DESIGN SPACE EXPLORATION; EXECUTION SPEED; EXTERNAL-; FINE GRAINED; INTERMEDIATE LAYERS; MULTI PROCESSORS; NON-INTRUSIVE; SIMULATION PLATFORMS; SOUTH PACIFIC; SUPPORT SYSTEMS; SYSTEM ANALYSIS AND DESIGN; SYSTEM MODELLING; SYSTEMC;

COMPUTER AIDED DESIGN; COMPUTER PROGRAMMING LANGUAGES; COMPUTER SIMULATION LANGUAGES; DIGITAL INTEGRATED CIRCUITS; HIGH LEVEL LANGUAGES; INDUSTRIAL ENGINEERING; SEMICONDUCTOR DEVICE MODELS; SPACE RESEARCH; STANDARDS;

CONTROL SYSTEM ANALYSIS;

EID: 49549104151     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASPDAC.2008.4484036     Document Type: Conference Paper

References (18)

1. C++/python interfacing: pyplusplus. http://www.language-binding.net.
2. Open SystemC Initiative: http://www.systemc.org.
3. C. Araujo, M. Gomes, E. Barros, S. Rigo, R. Azevedo, and G. Araujo. Platform designer: An approach for modeling multiprocessor platforms based on SystemC. Design Automation for Embedded Systems, Vol. 10:253-283, 2007.
4. Jean Arlat, Yves Crouzet, Johan Karlsson, Peter Folkesson, Emmerich Fuchs, and Günther H. Leber. Comparison of physical and software-implemented fault injection techniques. IEEE Trans. Comput., 52(9):1115-1133, 2003.
5. G. Beltrame, D. Sciuto, C. Silvano, D. Lyonnard, and C. Pilkington. Exploiting TLM and object introspection for system-level simulation. In DATE '06: Proc. of the conference on Design, Automation and Test in Europe, pages 100-105, 2006.
6. W. Cesario, A. Baghdadi, L. Gauthier, D. Lyonnard, G. Nicolescu, Y. Paviot, S. Yoo, A. A. Jerraya, and M. Diaz-Nava. Component-based design approach for multicore SoCs. In DAC '02: Proc. of the 39th conference on Design automation, pages 789-794, 2002.
7. P. Civera, L. Macchiarulo, M. Rebaudengo, M. Sonza Reorda, and M. Violante. An FPGA-Based approach for speeding-up fault injection campaigns on safety-critical circuits. Journal of Electronic Testing: Theory and Applications, 18(3):261-271, 2002.
8. CoWare. CoWare Platformm Architect. http://www.coware.com/.
9. B. Foote and R. E. Johnson. Reflective facilities in smalltalk-80. In Proc. of the Conference on Object-Oriented Programming Systems, Languages, and Applications (OOPSLA), volume 24, pages 327-336, 1989.
10. M. Hsueh, T. K. Tsai, and R. K. Iyer. Fault injection techniques and tools. IEEE Computer, 30(4):75-82, 1997.
11. E. Martins, C. M. F. Rubira, and N. G. M. Leme. Jaca: A reflective fault injection tool based on patterns. In Proc. on Dependable Systems and Networks, pages 483-482, 2002.
12. P.G. Paulin, C. Pilkington, and E. Bensoudane. StepNP: A System-Level Exploration Platform for Network Processors. IEEE Design and Test of Computers, pages 2-11, November-December 2002.
13. M. Rebaudengo, L. Sterpone, M. Violante, C. Bolchini, A. Miele, and D. Sciuto. Combined software and hardware techniques for the design of reliable ip processors. In Proc. IEEE Int. Symp. on Defect and Fault Tolerance in VLSI Systems, DFT, pages 265-273, 2006.
14. S. Rigo, G. Araujo, M. Bartholomeu, and R. Azevedo. ArchC: A SystemC-Based Architecture Description Language. sbac-pad, 00:66-73, 2004.
15. J. Sobel and D. Friedman. An introduction to reflection-oriented programming, 1996.
16. N. Tribie, O. Fargant, and S. Antipolis. A Python Based SoC Validation and Test Environment. Design & Reuse Industry Articles.
17. J. Vennin, S. Penain, L. Charest, S. Meftali, and J. Dekeyser. Embed scripting inside SystemC. In Forum on Specification and Design Languages, FDL'05, 2005.
18. L. Yu, S. Abdi, and D. Gajski. Transaction Level Platform Modeling in SystemC for Multi-Processor Designs. Technical report, Center for Embedded Computer Systems, University of California, Irvine, 2007.