Multi-execution: Multicore caching for data-similar executions

Proceedings - International Symposium on Computer Architecture

Volumn , Issue , 2009, Pages 164-173

  Biswas, Susmit ^a   Franklin, Diana ^a   Savage, Alan ^a   Dixon, Ryan ^a   Sherwood, Timothy ^a   Chong, Frederic T ^a  

^a Santa Barbara   (United States)

Author keywords

Cache design; CMP; Data similar execution

Indexed keywords

APPLICATION PERFORMANCE; CACHE ARCHITECTURE; CACHE BLOCKS; CACHE DESIGN; CACHE HIERARCHIES; CYCLE-ACCURATE SIMULATION; DATA SIMILARITY; L2 CACHE; MAIN-MEMORY ACCESS; MEMORY WALL; MULTI CORE; MULTI-CORE PROCESSOR; MULTICORE ARCHITECTURES; OFF-CHIP; OFF-CHIP MEMORIES; PERFORMANCE EXPECTATIONS; POWER USAGE; SCALABLE SOLUTION; STORAGE REQUIREMENTS;

CACHE MEMORY; COMPUTERS; MICROPROCESSOR CHIPS; NANOTECHNOLOGY; NATURAL LANGUAGE PROCESSING SYSTEMS; PROFITABILITY; PROGRAM PROCESSORS; SOFTWARE ARCHITECTURE;

SIMULATORS;

EID: 70450231943     PISSN: 10636897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1555754.1555777     Document Type: Conference Paper

References (33)

1. Tilera TILE Multicore Processors: http://www.tilera.com/products/ processors.php.
2. Ambric Am2000 Family Massively Parallel Processor Array: http://www.ambric.com/products/index.php.
3. Nvidia GT200 Series: http://www.nvidia.com/object/geforce-gtx-280.html.
4. PolyScalar: http://users.csc.calpoly.edu/~franklin/PolyScalar/Home.htm.
5. SPEC CPU2000: http://www.spec.org/cpu/.
6. icsiboost: http://code.google.com/p/icsiboost/.
7. A. R. Alameldeen and D. A. Wood. Adaptive Cache Compression for High-Performance Processors. In ISCA '04: Proceedings of the 31st Annual International Symposium on Computer Architecture, pages 212-223, Washington, DC, USA, 2004. IEEE Computer Society.
8. A. Asuncion and D. Newman. UCI Machine Learning Repository, University of California, Irvine, School of Information and Computer Sciences, 2007. http://www.ics.uci.edu/~mlearn/MLRepository.html.
9. S. Bederman. Cache Management System Using Virtual and Real Tags in The Cache Directory. IBM Technical Disclosure, 21(11), April 1979.
10. V. Betz and J. Rose. VPR: A New Packing, Placement and Routing Tool for FPGA Research. In FPL '97: Proceedings of the 7th International Workshop on Field-Programmable Logic and Applications, pages 213-222, London, UK, 1997. Springer-Verlag.
11. M. J. Bridges, N. Vachharajani, Y. Zhang, T. Jablin, and D. I. August. Revisiting the Sequential Programming Model for Multi-Core. In Proceedings of the 40th IEEE/ACM International Symposium on Microarchitecture (MICRO), pages 69-84, December 2007.
12. C.-C. Chang and C.-J. Lin. LIBSVM: a Library for Support Vector Machines, 2001. Software available at http://www.csie.ntu.edu.tw/~cjlin/ libsvm.
13. J. Chang and G. S. Sohi. Cooperative Caching for Chip Multiprocessors. In ISCA '06: Proceedings of the 33rd Annual International Symposium on Computer Architecture, pages 264-276, Washington, DC, USA, 2006. IEEE Computer Society.
14. M. Chu, R. Ravindran, and S. Mahlke. Data Access Partitioning for Fine-grain Parallelism on Multicore Architectures. In MICRO '07: Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, pages 369-380, Washington, DC, USA, 2007. IEEE Computer Society.
15. Douglas C. Burger and Todd M. Austin. The SimpleScalar Tool Set, Version 2.0. Technical Report CS-TR-1997-1342, University of Wisconsin, Madison, June 1997.
16. K. C. Elliott. Varieties of Exploratory Experimentation in Nanotoxicology. History and Philosophy of the Life Sciences, 29(3), 2007.
17. A. J. KleinOsowski and D. J. Lilja. MinneSPEC: A New SPEC Benchmark Workload for Simulation-Based Computer Architecture Research. IEEE Computer Architecture Letters, 1(1):7, 2006.
18. T. Kurihara, E. Kamada, K. Shimada, and T. Shimizu. A RISC Processor for SR8000: Accelerating Large Scale Scientific Computing with SMP. In IEEE Symposium on High Performance Chips(HOT CHIPS), 1999.
19. F. Lozano and P. Rangel. Algorithms for Parallel Boosting. In ICMLA '05: Proceedings of the Fourth International Conference on Machine Learning and Applications, pages 368-373, Washington, DC, USA, 2005. IEEE Computer Society.
20. M. Kleanthous and Y. Sazeides. CATCH: A Mechanism for Dynamically Detecting Cache-Content-Duplication and its Application to Instruction Caches. In Design, Automation and Test in Europe, 2008 (DATE '08), pages 1426-1431.
21. M. Nedjalkov, H. Kosina, and S. Selberherr. Monte Carlo Algorithms for Stationary Device Simulations. Mathematics and Computers in Simulation, 62(3-6):453-461, 2003.
22. Nicholas Nethercote and Julian Seward. Valgrind: A Framework for Heavyweight Dynamic Binary Instrumentation. In Proceedings of ACM SIGPLAN 2007 Conference on Programming Language Design and Implementation (PLDI'07), San Diego, California, USA.
23. J.-K. Peir, W. W. Hsu, and A. J. Smith. Functional Implementation Techniques for CPU Cache Memories. IEEE Transactions on Computers, 48(2):100-110, 1999.
24. J. Ray, J. Hoe, and B. Falsafi. Dual Use of Superscalar Datapath for Transient-Fault Detection and Recovery. In Proceedings of the 34th ACM/IEEE International Symposium on Microarchitecture, (MICRO-34), pages 214-224, December 2001.
25. Robert E. Schapire. The Strength of Weak Learnability. Machine Learning, 5:197-227, 1990.
26. E. Rotenberg. AR-SMT: A Microarchitectural Approach to Fault Tolerance in Microprocessors. In FTCS '99: Proceedings of the Twenty-Ninth Annual International Symposium on Fault-Tolerant Computing, pages 84-91, Washington, DC, USA, 1999. IEEE Computer Society.
27. S. Wilton and N. Jouppi. CACTI: An Enhanced Cache Access and Cycle Time Model. IEEE Journal of Solid-State Circuits, 31(5):677-688, May 1996.
28. K. Solanki, N. Jacobsen, S. Chandrasekaran, U. Madhow, and B. S. Manjunath. High-Volume Data Hiding in Images: Introducing Perceptual Criteria into Quantization Based Embedding. In Proceedings of the IEEE International Conference on Acoustics Speech and Signal Processing (ICASSP), volume 4, pages 3485-3488, May 2002.
29. P. Sollich and A. Krogh. Learning With Ensembles: How Overfitting Can Be Useful. In D. S. Touretzky, M. C. Mozer, and M. E. Hasselmo, editors, Advances in Neural Information Processing Systems, volume 8, pages 190-196. The MIT Press, 1996.
30. D. J. Sorin, M. M. K. Martin, M. D. Hill, and D. A. Wood. Fast Checkpoint/Recovery to Support Kilo-Instruction Speculation and Hardware Fault Tolerance. (TR-1420), October 2000.
31. J. G. Steffan, C. Colohan, A. Zhai, and T. C. Mowry. The STAMPede Approach to Thread-Level Speculation. ACM Transactions on Computer Systems, 23(3):253-300, 2005.
32. C. A. Waldspurger. Memory Mesource Management in VMware ESX Server. SIGOPS Operating Systems Review, 36(SI):181-194, 2002.
33. D. Wang, B. Ganesh, N. Tuaycharoen, K. Baynes, A. Jaleel, and B. Jacob. DRAMsim: A Memory System Simulator. ACM SIGARCH Computer Architecture News, 33(4):100-107, 2005.