Revisiting the sequential programming model for multi-core

Proceedings of the Annual International Symposium on Microarchitecture, MICRO

Volumn , Issue , 2007, Pages 69-81

  Bridges, Matthew J ^a   Vachharajani, Neil ^a   Zhang, Yun ^a   Jablin, Thomas ^a   August, David I ^a  

^a Princeton University

Author keywords

[No Author keywords available]

Indexed keywords

COMPLICATED TASK; INTERNATIONAL SYMPOSIUM; LANGUAGES (TRADITIONAL); LEGACY CODES; MICRO ARCHITECTURES; MULTITHREADED PROGRAMMING (MTP); OPTIMIZING COMPILERS; PARALLELIZATION; SEQUENTIAL PROGRAMMING; SINGLE-THREADED; SOFTWARE DEVELOPMENT; SOURCE CODE LINES;

BENCHMARKING; CODES (STANDARDS); CODES (SYMBOLS); COMPUTER SOFTWARE; COSTS; FINANCE; JAVA PROGRAMMING LANGUAGE; PROGRAM COMPILERS; PROGRAM DEBUGGING;

PARALLEL PROGRAMMING;

EID: 47349089048     PISSN: 10724451     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MICRO.2007.20     Document Type: Conference Paper

References (36)

1. H. Akkary and M. A. Driscoll. A dynamic multithreading processor. In 31st International Symposium on Microarchitecture, 1998.
2. J. R. Allen and K. Kennedy. Optimizing compilers for modern architectures: A dependence-based approach. Morgan Kaufmann Publishers Inc., 2002.
3. W. Blume, R. Eigenmann, K. Faigin, J. Grout, J. Lee, T. Lawrence, J. Hoefinger, D. A. Padua, Y. Paek, P. Petersen, W. M. Pottenger, L. Rauchwerger, P. Tu, and S. Weatherford. Restructuring programs for high-speed computers with Polaris. In ICPP Workshop, 1996.
4. B. D. Carlstrom, A. McDonald, H. Chafi, J. Chung, C. C. Minh, C. Kozyrakis, and K. Olukotun. The Atomos transactional programming language. In Conference on Programming Language Design and Implementation, 2006.
5. B.-C. Cheng and W. W. Hwu. Modular interprocedural pointer analysis using access paths: design, implementation, and evaluation. In Conference on Programming Language Design and Implementation, 2000.
6. Crafty. http://www.craftychess.com/.
7. C. Ding, X. Shen, K. Kelsey, C. Tice, R. Huang, and C. Zhang. Software behavior oriented parallelization. In Conference on Programming Language Design and Implementation, 2007.
8. S. Eranian. Perfmon: Linux performance monitoring for IA-64. http://www.hpl.hp.com/research/linux/perfmon/, 2003.
9. M. Frigo, C. E. Leiserson, and K. H. Randall. The implementation of the Cilk-5 multithreaded language. In Conference on Programming Language Design and Implementation, 1998.
10. M. J. Garzarán, M. Prvulovic, J. M. Llabería, V. Viñals, L. Rauchwerger, and J. Torrellas. Tradeoffs in buffering speculative memory state for thread-level speculation in multiprocessors. ACM Transactions on Architecture Code Optimization, 2(3):247-279, 2005.
11. M. I. Gordon, W. Thies, M. Karczmarek, J. Lin, A. S. Meli, A. A. Lamb, C. Leger, J. Wong, H. Hoffmann, D. Maze, and S. Amarasinghe. A stream compiler for communication-exposed architectures. In International Conference on Architectural Support for Programming Languages and Operating Systems, 2002.
12. D. Grossman, J. Manson, and W. Pugh. What do high-level memory models mean for transactions? In Workshop on Memory System Performance and Correctness, 2006.
13. L. Hammond, B. A. Hubbert, M. Siu, M. K. Prabhu, M. Chen, and K. Olukotun. The Stanford Hydra CMP. IEEE Micro, 20(2):71-84, 2000.
14. S. Kumar, M. Chu, C. J. Hughes, P. Kundu, and A. Nguyen. Hybrid transactional memory. In Symposium on Principles and Practice of Parallel Programming, 2006.
15. K. M. Lepak and M. H. Lipasti. Silent stores for free. In 33rd International Symposium on Microarchitecture, 2000.
16. S. Liao, A. Diwan, R. P. Bosch Jr., A. M. Ghuloum, and M. S. Lam. SUIF explorer: An interactive and interprocedural parallelizer. In Symposium on Principles and Practice of Parallel Programming, 1999.
17. A. W. Lim and M. S. Lam. Maximizing parallelism and minimizing synchronization with affine transforms. In Symposium on Principles of Programming Languages, 1997.
18. M. H. Lipasti and J. P. Shen. Exceeding the dataflow limit via value prediction. In 29th International Symposium on Microarchitecture, pages 226-237, 1996.
19. S. A. Mahlke, W. Y. Chen, J. C. Gyllenhaal, W. W. Hwu, P. P. Chang, and T. Kiyohara. Compiler code transformations for superscalar-based high-performance systems. In International Conference on Supercomputing, 1992.
20. G. Ottoni, R. Rangan, A. Stoler, and D. I. August. Automatic thread extraction with decoupled software pipelining. In 38th International Symposium on Microarchitecture, 2005.
21. G. Ottoni, R. Rangan, A. Stoler, M. J. Bridges, and D. I. August. From sequential programs to concurrent threads. IEEE Computer Architecture Letters, 4, June 2005.
22. J. R. C. Patterson. Accurate static branch prediction by value range propagation. In Conference on Programming Language Design and Implementation, 1995.
23. Parallel bzip2 (pbzip2). http://compression.ca/pbzip2/.
24. Pigz: Parallel gzip. http://zlib.net/pigz15.c.gz.
25. M. K. Prabhu and K. Olukotun. Exposing speculative thread parallelism in SPEC2000. In Symposium on Principles and Practice of Parallel Programming, 2005.
26. R. Rangan, N. Vachharajani, M. Vachharajani, and D. I. August. Decoupled software pipelining with the synchronization array. In International Conference on Parallel Architectures and Compilation Techniques, 2004.
27. M. C. Rinard and P. C. Diniz. Commutativity analysis: A new analysis framework for parallelizing compilers. In Conference on Programming Language Design and Implementation, 1996.
28. J. D. Silva and J. G. Steffan. A probabilistic pointer analysis for speculative optimizations. In International Conference on Architectural Support for Programming Languages and Operating Systems, 2006.
29. Stanford Compiler Group. SUIF: A parallelizing and optimizing research compiler. Technical Report CSL-TR-94-620, Stanford University, Computer Systems Laboratory, May 1994.
30. J. G. Steffan, C. Colohan, A. Zhai, and T. C. Mowry. The STAMPede approach to thread-level speculation. ACM Transactions on Computer Systems, 23(3):253-300, 2005.
31. W. Thies, V. Chandrasekhar, and S. Amarasinghe. A practical approach to exploiting coarse-grained pipeline parallelism in C programs. In International Symposium on Microarchitecture, 2007.
32. S. Triantafyllis, M. J. Bridges, E. Raman, G. Ottoni, and D. I. August. A framework for unrestricted whole-program optimization. In Conference on Programming Language Design and Implementation, 2006.
33. N. Vachharajani, R. Rangan, E. Raman, M. J. Bridges, G. Ottoni, and D. I. August. Speculative decoupled software pipelining. In International Conference on Parallel Architectures and Compilation Techniques, 2007.
34. S. Wallace, B. Calder, and D. M. Tullsen. Threaded multiple path execution. In International Symposium on Computer Architecture, 1998.
35. N. Wang, M. Fertig, and S. J. Patel. Y-branches: When you come to a fork in the road, take it. In International Conference on Parallel Architectures and Compilation Techniques, 2003.
36. C. Zilles and D. Flint. Challenges to providing performance isolation in transactional memories. In Workshop on Duplicating, Deconstructing, and Debunking, 2005.