Device technology innovation for exascale computing

Digest of Technical Papers - Symposium on VLSI Technology

Volumn , Issue , 2009, Pages 8-11

  Chen, Tze Chiang ^a  

^a IBM T J WATSON RESEARCH CENTER   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CHIP TECHNOLOGY; CMOS DEVICES; DEVICE TECHNOLOGIES; FASTER RATES; GROWTH OPPORTUNITIES; HIGH DENSITY; HYBRID INTEGRATION; INTEGRAL COMPONENTS; INTRINSIC TRANSISTOR; LOW COSTS; MEMORY ARCHITECTURE; MEMORY TECHNOLOGY; NEW SYSTEM; POWER EFFICIENCY; SILICON DEVICES; SILICON PHOTONICS; SPEED PROCESSING; SYSTEMS INTEGRATION; ULTRA-LOW POWER;

COMPUTER ARCHITECTURE; DATA PROCESSING; PHASE CHANGE MEMORY; TECHNOLOGY; THREE DIMENSIONAL;

INNOVATION;

EID: 70449369305     PISSN: 07431562     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (45)

1. G. E. Moore, Electronics, 38, p. 114 (1965); IEDM Tech Dig. (1975).
2. R.H. Dennard et al., IEEE J. Solid-State Circuits, SC-9, p.256 (1974).
3. H. S. Yang, et al., IEDM Tech. Digest, p. 1075 (2004).
4. C.-H. Chen et al. , Symp. VLSI Tech. Dig., p. 56 (2004).
5. S. Thompson, et al., IEDM Tech. Digest, p. 61 (2002).
6. J. Sleight, et al., IEDM Tech. Digest, p. 697 (2006).
7. V. Narayanan, et al., Symp. VLSI Tech. Dig., p. 224 (2008).
8. D.G. Park, et al., in press, VLSI TSA (2009).
9. K. Choi, et al., in press, Symp. VLSI Tech., Kyoto, Japan (2009).
10. W. Haensch, et al., IBM J. Res. & Dev. 50, p. 339 (2006).
11. O. Gunawan, et al., Nano Lett., 8, p. 1566 (2008).
12. G. M. Cohen, et al., Device Res. Conf., UC SB, 2008, p.187.
13. S.D. Suk, IEDM Tech. Digest., p. 891 (2007).
14. K.S. Novoselov, et.al., Nature, Vol. 438, p.197 (2005).
15. Y. Zhang, Nature, Vol. 438, p. 201 (2005).
16. X. Du, Nature Nanotechnology, Vol. 3, p.491 (2008).
17. K.I. Bolotin, et.al., Solid State Comm., Vol. 146, p.351 (2008).
18. Z. Chen, et al, Physica E, Vol. 40, p.228 (2007).
19. M.Y. Han, Phy. Rev. Lett. Vol. 98, 206805 (2007).
20. Z. Chen, st al., IEDM Tech Dig., p.509 (2008).
21. J. Knoch, et al., IEEE EDL-29, p.372 (2008).
22. S.R. Ovshinsky, Phys. Rev. Lett. 21, p.1450 (1968).
23. S. Lai, IEDM Tech. Dig. 10.1 (2003).
24. J. H. Oh, et al. IEDM Tech. Dig. 2.6 (2006).
25. S. Raoux, et al., IBM J. Res. & Dev. 52, p.465 (2008).
26. Y. C. Chen, et al., IEDM Tech. Dig. 30.3 (2006).
27. M. Breitwisch, et al., Symp. VLSI Tech. Dig. p.100 (2007).
28. B. Rajendran, et al., in press, VLSI-TSA,s (2009).
29. T. Nirschl, et al., IEDM Tech. Dig. 17.5 (2007).
30. K. Gopalakrishnan, US Patent 7382647.
31. http://www.research.ibm.com/photonics.
32. F. Xia, et al., Optics Express, vol. 15, p. 11934, (2007).
33. S.Assefa et al, paper OMR4, Optical Fiber Communications Conference, San Diego, March 2009.
34. W. M. J. Green, et al., Optics Express, vol. 15, p. 17106, (2007).
35. Y. Vlasov, et al., Nature Photonics, vol. 2, p. 242, (2008).
36. S.Assefa, et al., "paper 1384, Optical Fiber Communications Conference, 2009.
37. Special issue of the IBM J. Res. & Dev., V.52, No. 6, (2008).
38. P.G. Emma, et al., IBM. J Res & Dev 52, No 6, p. 541 (2008).
39. M. Shapiro, 5th Int. Conf. On 3-D Architectures for Semiconductor Integration and Packaging, San Francisco, CA, Nov. 17-19, 2008.
40. J. D. Meindl, et al., IBM J. Res. & Dev., 46, p. 245 (2002).
41. J. U. Knickerbocker, et al., IBM J. Res. & Dev., 52, p. 553 (2008).
42. S. J. Koester, et al., IBM J. Res. & Dev. 52, p. 583 (2008).
43. J. A. Burns, et al, IEEE Trans. Elect. Dev. 53, p. 2507 (2006).
44. F. Liu, et al., IEDM Tech. Digest, p. 599 (2008).
45. R. R. Yu, et al., in press, 2009 Symp. on VLSI Tech Dig., (2009).