FinFET domino logic with independent gate keepers

Microelectronics Journal

Volumn 40, Issue 11, 2009, Pages 1531-1540

  Tawfik, Sherif A ^a   Kursun, Volkan ^b  

^a University of Wisconsin Madison   (United States)

^b HONG KONG UNIVERSITY OF SCIENCE AND TECHNOLOGY   (Hong Kong)

Author keywords

Dynamic threshold voltage; FinFET; High speed; Independent gate bias; Low power

Indexed keywords

DYNAMIC THRESHOLD VOLTAGE; FINFET; HIGH-SPEED; INDEPENDENT-GATE BIAS; LOW-POWER;

DELAY CIRCUITS; FIELD EFFECT TRANSISTORS; LEAKAGE CURRENTS; SPEED; STATIC RANDOM ACCESS STORAGE; SWITCHING CIRCUITS; THRESHOLD VOLTAGE;

LOGIC CIRCUITS;

EID: 70350575270     PISSN: 00262692     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.mejo.2009.01.011     Document Type: Article

References (21)

1. Kursun V., and Friedman E.G. Multi-Voltage CMOS Circuit Design (2006), Wiley, New York 242pp
2. Nowak E., et al. Turning silicon on its edge. IEEE Circuits & Device Magazine (2004) 20-31 (January/February)
3. Liu Y., et al. Cointegration of high-performance tied-gate three-terminal FinFETs and variable threshold-voltage independent-gate four-terminal FinFETs with asymmetric gate-oxide thicknesses. IEEE Electron Device Letters 28 6 (2007) 517-519 (June)
4. Liu Y.X., et al. 4-terminal FinFETs with high threshold voltage controllability. Proceedings of the IEEE Device Research Conference 1 (2004) 207-208 (June)
5. Kedzierski J., et al. Metal-gate FinFET and fully-depleted SOI devices using total gate silicidation. Proceedings of the IEEE Electron Devices Meeting 4 (2002) 247-250 (December)
6. Kursun V., and Friedman E.G. Domino logic with variable threshold voltage keeper. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 11 6 (2003) 1080-1093 (December)
7. A. Alvandpour, P. Larsson-Edefors, C. Svensson, A leakage tolerant multi-phase keeper for wide domino circuits, in: Proceedings of the IEEE International Conference on Electronics Circuits Systems, September 1999, pp. 209-212.
8. Medici Device Simulator, Synopsys, Inc., 2006.
9. M.W. Allam, M.H. Anis, M.I. Elmasry, High-speed dynamic logic styles for scaled-down CMOS and MTCMOS technologies, in: Proceedings of the IEEE International Symposium on Low-Power Electronics Design, July 2000, pp. 155-160.
10. Z. Liu, V. Kursun, Robust dynamic node low voltage swing domino logic with multiple threshold voltages, in: Proceedings of the IEEE/ACM International Symposium on Quality Electronic Design, March 2006, pp. 31-36.
11. B. Chatterjee, M. Sachdev, R. Krishnamurthy, Leakage control techniques for designing robust, low power wide-OR domino logic for sub-130 nm CMOS technologies, in: Proceedings of the IEEE/ACM International Symposium on Quality Electronic Design, March 2004, pp. 415-420.
12. Alvandpour A., et al. A Sub-130-nm conditional keeper technique. IEEE Journal of Solid-State Circuits 37 5 (2002) 633-638 (May)
13. A. Alvandpour, et al., A conditional keeper technique for sub-0.13 μ wide dynamic gates, in: Proceedings of the IEEE Symposium on VLSI Circuits, June 2001, pp. 29-30.
14. Tawfik S.A., and Kursun V. Low-power and compact sequential circuits with independent-gate FinFETs. IEEE Transactions on Electron Devices 55 1 (2008) 60-70 (January)
15. Chiang M.-H., et al. High-density reduced-stack logic circuit techniques using independent-gate controlled double-gate devices. IEEE Transactions on Electron Devices 53 9 (2006) 2370-2377 (September)
16. Kim K., et al. Leakage power analysis of 25-nm double-gate CMOS devices and circuits. IEEE Transactions on Electron Devices 52 5 (2005) 980-986 (May)
17. S. Borkar, et al., Parameter variation and impact on circuits and microarchitecture, in: Proceedings of the IEEE/ACM International Design Automation Conference, June 2003, pp. 338-342.
18. M. Agostinelli, M. Alioto, D. Esseni, L. Selmi, Trading off static power and dynamic performance in CMOS digital circuits: bulk vs. double gate SOI MOSFETs, in: Proceedings of the IEEE European Solid State Device Research Conference, September 2007, pp. 191-194.
19. S. A. Tawfik, V. Kursun, High speed FinFET domino logic circuits with independent gate-biased double-gate keepers providing dynamically adjusted immunity to noise, in: Proceedings of the IEEE International Conference on Microelectronics, December 2007, pp.175-178.
20. S. A. Tawfik, V. Kursun, Asymmetric dual-gate multi-fin keeper bias options and optimization for low power and robust FinFET domino logic, in: Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems, December 2008, pp. 1720-1723.
21. Doyle B.S., et al. High performance fully-depleted tri-gate CMOS transistors. IEEE electron Device Letters 24 4 (2003) 263-265 (April)