Best of both worlds: A bus enhanced NoC (BENoC)

Proceedings - 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip, NoCS 2009

Volumn , Issue , 2009, Pages 173-182

  Manevich, Ran ^a   Walter, Isask'har ^a   Cidon, Israel ^a   Kolodny, Avinoam ^a  

^a TECHNION ISRAEL INSTITUTE OF TECHNOLOGY   (Israel)

Author keywords

[No Author keywords available]

Indexed keywords

BROADCAST AND MULTICAST; CACHE ACCESS; ENERGY CONSUMPTION; HIGH THROUGHPUT; INTEGRAL PART; LOW POWER; LOW-LATENCY; MULTI PROCESSOR SYSTEMS; MULTICAST OPERATIONS; MULTIHOP; NOC ARCHITECTURES; NONUNIFORM; POTENTIAL BENEFITS; SENSITIVE SIGNALS; SHARED BUS;

ELECTRIC NETWORK TOPOLOGY; MULTICASTING; WIRELESS SENSOR NETWORKS;

BIOLOGICAL MATERIALS;

EID: 70349846150     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/NOCS.2009.5071465     Document Type: Conference Paper

References (22)

1. B. M. Beckmann and D. A. Wood, "Managing wire delay in large chip multiprocessor caches", IEEE MICRO 37, pp. 319-330, 2004
2. D. Bertozzi and L. Benini, "Xpipes: A Network-on-Chip Architecture for Gigascale Systems-on-Chip", IEEE Circuits and Systems Magazine, Vol. 4, Issue 2, pp. 18-31, 2004
3. E. Bolotin, I. Cidon, R. Ginosar, and A. Kolodny, "Cost Considerations in Network on Chip", Integration - the VLSI Journal, Vol. 38, pp. 19-42, 2004
4. E. Bolotin, I. Cidon, R. Ginosar, and A. Kolodny, "QNoC: QoS Architecture and Design Process for Network on Chip", Journal of Systems Architecture, Vol. 50, pp. 105-128, 2004
5. E. Bolotin, Z. Guz, I. Cidon, R. Ginosar, and A. Kolodny, "The Power of Priority: NoC based Distributed Cache Coherency", Proc. First Int. Symposium on Networks-on-Chip (NOCS), pp. 117-126, 2007
6. K. Goossens, J. Dielissen, and A. Radulescu, "AEthereal Network on Chip: Concepts, Architectures, and Implementations", IEEE Design and Test of Computers, pp. 414-421, 2005
7. Y. Jin, E. J. Kim, and K H. Yum, "A Domain-Specific On-Chip Network Design for Large Scale Cache Systems", Proc. 13th Int. Symp. on High-Performance Computer Architecture, pp. 318-327, 2007
8. C. Kim, D. Burger, and S.W. Keckler, "An Adaptive, Non-Uniform Cache Structure for Wire-Delay Dominated On-Chip Caches", 10th International Conference on Architectural Support for Programming Languages and Operating Systems, pp. 211-222, 2002
9. C. Kim, D. Burger, and S.W. Keckler, "Nonuniform Cache Architectures for Wire Delay Dominated on-Chip Caches", IEEE Micro, 23:6, pp. 99-107, 2003
10. N. Muralimanohar and R. Balasubramonian, "Interconnect design considerations for large NUCA caches", Proc. 34th annual International Symposium on Computer architecture, pp. 369-380, 2007
11. T. D. Richardson, C. Nicopoulos, D. Park, V. Narayanan, Y. Xie, C. Das, V. Degalahal, "A Hybrid SoC Interconnect with Dynamic TDMA-Based Transaction-Less Buses and On-Chip Networks", Proc. 19th International Conference on VLSI Design, pp. 657-664, 2006
12. S. Murali, M. Coenen, A. Radulescu, K. Goossens, and G. De Micheli, "A Methodology for Mapping Multiple Use-Cases onto Networks on Chips", Proc. Design, Automation and Test in Europe (DATE) 2006
13. I. Sutherland, R.F. Sproull, and D. Harris, "Logical Effort: Designing Fast CMOS Circuits", The Morgan Kaufmann Series in Computer Architecture and Design, ISBN: 978-1-55860-557-2
14. H.B. Bakoglu, Circuits, Interconnections and Packaging for VLSI, Adison-Wesley, pp. 194-219, 1990
15. ITRS - International Technology Roadmap for Semiconductors, http://www.itrs.net
16. OPNET Modeler, http://www.opnet.com
17. P. S. Magnusson, M. Christensson, J. Eskilson, D. Forsgren, and G. Hallberg, "Simics: A full system simulation platform", IEEE Computer, 35(2):50-58, 2002
18. S. C. Woo, M. Ohara, E. Torrie, J. P. Singh, and A. Gupta., "The SPLASH-2 Programs: Characterization and Methodological Considerations", In Proceedings of the 22nd Annual International Symposium on Computer Architecture, pages 24-37, 1995
19. C. Bienia, S. Kumar, J. P. Singh and K. Li, "The PARSEC Benchmark Suite: Characterization and Architectural Implications", Proc. of the 17th International Conference on Parallel Architectures and Compilation Techniques, 2008
20. K. K. Ryu, E. Shin, and V. J. Moony, "A Comparison of Five Different Multiprocessor SoC Bus Architectures", Euromicro, 2001
21. AMBA System Architecture, http://www.arm.com/products/solutions/ AMBAHomePage.html
22. CoreConnect Bus Architecture, http://www-01.ibm.com/chips/techlib/ techlib.nsf/productfamilies/Coreconnect-Bus-Architecture