Processor speed control with thermal constraints

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 56, Issue 9, 2009, Pages 1994-2008

  Mutapcic, Almir ^a   Boyd, Stephen ^a   Murali, Srinivasan ^b   Atienza, David ^b,c   De Micheli, Giovanni ^b   Gupta, Rajesh ^d  

^a Stanford University   (United States)

^b EPFL   (Switzerland)

^c UNIVERSIDAD COMPLUTENSE DE MADRID   (Spain)

^d UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Convex optimization; Distributed control; Primal dual interior point methods; Temperature aware processor control

Indexed keywords

CONVEX OPTIMIZATION; DISTRIBUTED PARAMETER CONTROL SYSTEMS; FUNCTIONS; NONLINEAR PROGRAMMING; SPEED CONTROL; SPEED REGULATORS;

CONVEX OPTIMIZATION PROBLEMS; DISTRIBUTED CONTROL; DISTRIBUTED METHODS; MEASURED TEMPERATURES; POWER SUPPLY VOLTAGE; PRIMAL-DUAL INTERIOR POINT METHODS; TEMPERATURE AWARE; THERMAL ENVIRONMENT;

SPEED;

EID: 70349229453     PISSN: 15498328     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2008.2011589     Document Type: Article

References (51)

1. S. Irani and K. Pruhs, "Algorithmic problems in power management," S1GACT News, vol. 36, no. 2, pp. 63-76, 2005.
2. K. Skadron, M. Stan, W. Huang, S. Velusamy, K. Sankaranarayanan, and D. Tarjan, "Temperature- aware computer systems: Opportunities and challenges," IEEE Micro., vol. 23, no. 6, pp. 52-61, Nov./Dec. 2003.
3. J. Donald and M. Martonosi, "Techniques for multicore thermal management: Classification and new exploration," in Proc. 33rd Int. Symp. Compt. Archit. (ISCA 2006), 2006, pp. 78-88.
4. D. Brooks and M. Martonosi, "Dynamic thermal management for high-performance microprocessors," in Proc. 7th Int. Symp. High-Performance Comput. Archit. (HPCA), Jan. 2001, pp. 171-182.
5. K. Skadron, T. Abdelzaher, and M. Stan, "Control-theoretic techniques and thermal-RC modeling for accurate and localized dynamic thermal management," in Proc. 8th Int. Symp. High-Performance Comput. Archit. (HPCA), 2002, pp. 17-28.
6. E. Rohou and M. Smith, "Dynamically managing processor temperature and power," in Proc. 2nd Workshop Feedback-Directed Optimization, Nov. 1999, pp. 66-73.
7. J. Srinivasan and S. Adve, "Predictive dynamic thermal management for multimedia applications," in Proc. 17th Int. Conf. Supercomputing (ICS 2003), Jun 2003, pp. 109-120.
8. M. Huang, J. Renau, S.-M. Yoo, and J. Torrellas, "A framework for dynamic energy efficiency and temperature management," in Proc. 33rd ACM/IEEE Int. Symp. Microarchitecture (MICRO 2000), 2000, pp. 202-213.
9. W. Hung, Y. Xie, N. Vijaykrishnan, M. Kandemir, and M. Irwin, "Thermal-aware allocation and scheduling for systems-on-chip," in Proc. Des. Autom. Test Eur. (DATE 2005), 2005, pp. 898-899.
10. K. Skadron, M. Stan, K. Sankaranarayanan, W. Huang, S. Velusamy, and D. Tarjan, "Temperature-aware microarchitecture: Modeling and implementation," ACM Trans. Archit. Code Optim., vol. 1, no. 1, pp. 94-125, 2004.
11. K. Ghobadi, "A heat-transfer optimization problem," Master's Thesis, McMaster University, Hamilton, ON, Aug. 2006.
12. C.-F. Juang and C.-H. Hsu, "Temperature control by chip-implemented adaptive recurrent fuzzy controller designed by evolutionary algorithm," IEEE Trans. Circuits Syst I, Reg. Papers, vol. 52, no. 11, pp. 2376-2384, Nov. 2005.
13. W. Daasch, C. Lim, and G. Cai, "Design of VLSI CMOS circuits under thermal constraint," IEEE Trans. Circuits Syst II, Exp. Briefs, vol. 49, no. 8, pp. 589-593, Aug. 2002.
14. D. Ma and C. Zhang, "Thermal compensation method for CMOS digital integrated circuits using temperature-adaptive DC-DC converter," IEEE Trans. Circuits Syst II, Exp. Briefs, vol. 53, no. 11, pp. 1284-1288, Nov. 2006.
15. N. Bansal, T. Kimbrel, and K. Pruhs, "Dynamic speed scaling to manage energy and temperature," in Proc. 45th IEEE Symp. Found. Comput. Sci. (FOCS 2004), Washington, DC, 2004, pp. 520-529.
16. K. Pruhs, R. van Stee, and P. Uthaisombut, "Speed scaling of tasks with precedence constraints," in Proc. 3rd Workshop Approximation Online Algorithms, LNCS, 2005.
17. R. Rao, S. Vrudhula, C. Chakrabarti, and N. Chang, "An optimal analytical solution for processor speed control with thermal constraints," in Proc. 2006 Int. Symp. Low Power Electron. Des., 2006, pp. 292-297.
18. R. Jejurikar and R. Gupta, "Energy aware task scheduling with task synchronization for embedded real time systems," IEEE Trans. Comput.-Aided Design of Integr. Circuits Syst., vol. 25, no. 6, pp. 1024-1037, Jun. 2006.
19. S. Murali, A. Mutapcic, D. Atienza, R. Gupta, S. Boyd, and G. De Micheli, "Temperature-aware processor frequency assignment for MP-SoCs using convex optimization," in Proc. CODES/ISSS 2007, Oct. 2007, pp. 111-116.
20. S. Murali, A. Mutapcic, D. Atienza, R. Gupta, S. Boyd, L. Benini, and G. De Micheli, "Temperature control of high-performance multi-core platforms using convex optimization," in Proc. DATE 2008, Mar. 2008, pp. 110-115.
21. R. Darveaux, I. Turlik, L.-T. Hwang, and A. Reisman, "Thermal stress analysis of a multichip package design," IEEE Trans. Compon., Hybrids, Manuf. Technol., vol. 12, no. 4, pp. 663-672, Dec. 1989.
22. P. Chen, M.-C. Shie, Z.-Y. Zheng, Z.-F. Zheng, and C.-Y. Chu, "A fully digital time-domain smart temperature sensor realized with 140 FPGA logic elements," IEEE Trans. Circuits Syst I: Reg. Papers, vol. 54, no. 12, pp. 2661-2668, Dec. 2007.
23. S. Boyd and L. Vandenberghe, Convex Optimization. Cambridge: Cambridge University Press, 2004.
24. S. Wright, Primal-Dual Interior-Point Methods. Philadelphia: SIAM, 1997.
25. J. Nocedal and S. Wright, Numerical Optimization, 2nd ed. New York: Springer-Verlag, 2006.
26. S. Borkar, "Thousand core chips-a technology perspective," in Proc. Des. Autom. Conf. DAC 2007, Jun. 2007, pp. 746-749.
27. S. Vangal, J. Howard, G. Ruhl, S. Dighe, H. Wilson, J. Tschanz, D. Finan, P. Iyer, A. Singh, T. Jacob, S. Jain, S. Venkataraman, Y. Hoskote, and N. Borkar, "An 80-Tile 1.28 TFLOPS network-on-chip in 65 nm CMOS," in Proc. Int. Solid-State Circuits Conference (ISSCC 2007) pp. 98-589.
28. T. Davis, Direct Methods for Sparse Linear Systems. Philadelphia: SIAM, 2006.
29. Y. Ye, Interior Point Algorithms: Theory and Analysis. New York: John Wiley, 1997.
30. E. Yildirim and S. Wright, "Warm-start strategies in interior-point methods for linear programming," SIAM J.Optim., vol. 12, no. 3, pp. 782-810, 2002.
31. J. Gondzio and A. Grothey, "Reoptimization with the primal-dual interior point method," SIAM J. Optim., vol. 13, no. 3, pp. 842-864, 2003.
32. G. B. Dantzig and P. Wolfe, "Decomposition principle for linear programs," Oper. Res., vol. 8, pp. 101-111, 1960.
33. N. Z. Shor, Minimization Methods for Non-Differentiable Functions. New York: Springer-Verlag, 1985.
34. A. Nedić and A. Ozdaglar, "Approximate primal solutions and rate analysis for dual subgradient methods," MIT Press, Cambridge, MA, LIDS Tech. Rep. 2753, Mar. 2007.
35. D. Bertsekas, Nonlinear Programming, 2nd ed. Belmont: Athena Scientific, 1999.
36. Y. Nesterov, "Primal-dual subgradient methods for convex problems," CORE Discussion Paper 2005/67, 2005 [Online]. Available: www.core.ucl.ac.be/services/psfiles/dp05/dp2005_67.pdf
37. A. Nedic, "Subgradient methods for convex minimization," Ph.D. dissertaion, MIT, Cambridge, 2002.
38. B. Polyak, "Introduction to optimization," Optimization Software, Inc., New York, 1987.
39. H. Sherali and G. Choi, "Recovery of primal solutions when using subgradient optimization methods to solve Lagrangian duals of linear programs," Oper. Res. Lett., vol. 19, pp. 105-113, 1996.
40. Y. Nesterov, Introductory Lectures on Convex Optimization: A Basic Course, ser. Applied Optimization. Boston, MA: Kluwer, 2003, vol. 87.
41. M. Grant, S. Boyd, and Y. Ye, "CVX: Matlab Software for Disciplined Convex Programming, Version 1.1," Aug. 2007 [Online]. Available: www.stanford.edu/~boyd/cvx/
42. O. Takahashi, S. Cottier, S. Dhong, B. Flachs, and J. Silberman, "Power-conscious design of the Cell processor's synergistic processor element," IEEE Micro., vol. 25, no. 5, pp. 10-18, Sept./Oct. 2005.
43. D. Pham, S. Asano, M. Bolliger, M. Day, H. Hofstee, C. Johns, J. Kahle, A. Kameyama, J. Keaty, Y. Masubuchi, M. Riley, D. Shippy, D. Stasiak, M. Suzuoki, M. Wang, J. Warnock, S. Weitzel, D. Wendel, T. Yamazaki, and K. Yazawa, "The design and implementation of a first-generation cell processor," in Proc. IEEE Int. Solid-State Circuits Conf., Feb. 2005, pp. 184-185.
44. A. Mutapcic, S. Murali, S. Boyd, R. Gupta, D. Atienza, and G. De Micheli, "Optimized slowdown in real-time task systems via geometric programming," Jul. 2007 [Online]. Available: Www.stanford.edu/boyd/ papers/gp_taskℒowdown.html
45. L. Ljung, System Identification: A Theory for the User, 2nd ed. Englewood Cliffs, NJ: Prentice Hall, 1998.
46. C.-H. Tsai and S.-M. Kang, "Cell-level placement for improving substrate thermal distribution," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 19, no. 2, pp. 253-266, Feb. 2000.
47. B. Goplen and S. Sapatnekar, "Efficient thermal placement of standard cells in 3D ICs using a force directed approach," in Proc. Int. Conf. Comput.-Aided Design (ICCAD 2003), Nov. 2003, pp. 86-89.
48. Y. Zhan and S. Sapatnekar, "High-efficiency Green function-based thermal simulation algorithms," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 26, no. 9, pp. 1661-1675, Sep. 2007.
49. O. Semenov, A. Vassighi, and M. Sachdev, "Impact of self-heating effect on long-term reliability and performance degradation in CMOS circuits," IEEE Trans. Devices Mater., vol. 6, no. 1, pp. 17-27, Mar. 2006.
50. A. Coskun, T. Rosing, K. Whisnant, and K. Gross, "Static and dynamic temperature-aware scheduling for multiprocessor SoCs," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 16, no. 9, pp. 1127-1140, Sep. 2008.
51. T. Rosing, K. Mihic, and G. De Micheli, "Power and reliability management of SoCs," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 15, no. 4, pp. 391-403, Apr. 2007.