메뉴 건너뛰기




Volumn 41, Issue 11, 2006, Pages 2500-2510

A quantization noise suppression technique for Δ ∑ fractional-N frequency synthesizers

Author keywords

CMOS RF; Delta sigma ( ); Fractional N frequency synthesizers; Frequency dividers; Phase noise; Phase locked loop (PLL); Quantization noise suppression; WiMAX; WLAN

Indexed keywords

CMOS RF; DELTA-SIGMA (Δ ∑); FRACTIONAL-N FREQUENCY SYNTHESIZERS; FREQUENCY DIVIDERS; PHASE NOISE; QUANTIZATION NOISE SUPPRESSION; WIMAX; WLAN;

EID: 33750809400     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2006.883325     Document Type: Conference Paper
Times cited : (58)

References (29)
  • 1
    • 0027590694 scopus 로고
    • Delta-sigma modulation in fractional-N frequency synthesis
    • May
    • T. A. Riley, M. Copeland, and T. Kwasniewski, "Delta-sigma modulation in fractional-N frequency synthesis," IEEE J. Solid-State Circuits, vol. 28, no. 5, pp. 553-559, May 1993.
    • (1993) IEEE J. Solid-state Circuits , vol.28 , Issue.5 , pp. 553-559
    • Riley, T.A.1    Copeland, M.2    Kwasniewski, T.3
  • 2
    • 0031332530 scopus 로고    scopus 로고
    • A 27-mW CMOS fractional-N frequency synthesizer using digital compensation for 2.5-Mb/s GFSK modulation
    • Dec.
    • M. Perrot, T. Tewksbury, and C. Sodini, "A 27-mW CMOS fractional-N frequency synthesizer using digital compensation for 2.5-Mb/s GFSK modulation," IEEE J. Solid-State Circuits, vol. 32, no. 12, pp. 2048-2060, Dec. 1997.
    • (1997) IEEE J. Solid-state Circuits , vol.32 , Issue.12 , pp. 2048-2060
    • Perrot, M.1    Tewksbury, T.2    Sodini, C.3
  • 3
    • 0033099910 scopus 로고    scopus 로고
    • Design and realization of a digital AS modulator for fractional-N frequency synthesis
    • Mar.
    • T. P. Kenny, T. A. D. Riley, N. M. Filiol, and M. A. Copeland, "Design and realization of a digital AS modulator for fractional-N frequency synthesis," IEEE Trans. Veh. Technol., vol. 48, no. 2, pp. 510-521, Mar. 1999.
    • (1999) IEEE Trans. Veh. Technol. , vol.48 , Issue.2 , pp. 510-521
    • Kenny, T.P.1    Riley, T.A.D.2    Filiol, N.M.3    Copeland, M.A.4
  • 4
    • 0034295684 scopus 로고    scopus 로고
    • A 1.1-GHz CMOS fractional-N frequency synthesizer with a 3-b third-order Δ ∑ modulator
    • Oct.
    • W. Rhee, B. Song, and A. Ali, "A 1.1-GHz CMOS fractional-N frequency synthesizer with a 3-b third-order Δ ∑ modulator," IEEE J. Solid-State Circuits, vol. 35, no. 10, pp. 1453-1460, Oct. 2000.
    • (2000) IEEE J. Solid-state Circuits , vol.35 , Issue.10 , pp. 1453-1460
    • Rhee, W.1    Song, B.2    Ali, A.3
  • 5
    • 3042822147 scopus 로고    scopus 로고
    • A Δ ∑ fractional-N frequency synthesizer using a wide-band integrated VCO and a fast AFC technique for GSM/GPRS/WCDMA applications
    • Jul.
    • H. Lee, J. Cho, K. Lee, I. Hwang, T. Ahn, K. Nah, and B. Park, "A Δ ∑ fractional-N frequency synthesizer using a wide-band integrated VCO and a fast AFC technique for GSM/GPRS/WCDMA applications," IEEE J. Solid-State Circuits, vol. 39, no. 7, pp. 1164-1169, Jul. 2004.
    • (2004) IEEE J. Solid-state Circuits , vol.39 , Issue.7 , pp. 1164-1169
    • Lee, H.1    Cho, J.2    Lee, K.3    Hwang, I.4    Ahn, T.5    Nah, K.6    Park, B.7
  • 6
    • 0036685487 scopus 로고    scopus 로고
    • A modeling approach for Δ ∑ fractional-N frequency synthesizer allowing straightforward noise analysis
    • Aug.
    • M. H. Perrot, M. D. Trott, and C. G. Sodini, "A modeling approach for Δ ∑ fractional-N frequency synthesizer allowing straightforward noise analysis," IEEE J. Solid-State Circuits, vol. 37, no. 8, pp. 835-844, Aug. 2002.
    • (2002) IEEE J. Solid-state Circuits , vol.37 , Issue.8 , pp. 835-844
    • Perrot, M.H.1    Trott, M.D.2    Sodini, C.G.3
  • 9
    • 33750830583 scopus 로고    scopus 로고
    • PLL with variable (N+1/2) frequency dividing ratio
    • European Patent EP1020994, Jul.
    • Y. Sumi, "PLL with variable (N+1/2) frequency dividing ratio," European Patent EP1020994, Jul. 2000.
    • (2000)
    • Sumi, Y.1
  • 10
    • 33750826610 scopus 로고    scopus 로고
    • Frequency synthesizer using double resolution fractional frequency division
    • W. O. patent WO9922449, May
    • K. Pierce V, "Frequency synthesizer using double resolution fractional frequency division," W. O. patent WO9922449, May 1999.
    • (1999)
    • Pierce, K.V.1
  • 11
    • 33750812318 scopus 로고    scopus 로고
    • Fractionally-divided PLL frequency synthesizer
    • Japan patent JP2002198812, Jul.
    • H. Morihito, "Fractionally-divided PLL frequency synthesizer," Japan patent JP2002198812, Jul. 2002.
    • (2002)
    • Morihito, H.1
  • 12
    • 33750826878 scopus 로고    scopus 로고
    • Fractional-r frequency synthesizer
    • W.O. patent WO03039002, May
    • D. N. Behli and T. Robert, "Fractional-r frequency synthesizer," W.O. patent WO03039002, May 2003.
    • (2003)
    • Behli, D.N.1    Robert, T.2
  • 13
    • 28744454779 scopus 로고    scopus 로고
    • A dual-mode truly modular programmable fractional divider based on a 1/1.5 divider cell
    • Nov.
    • Y.-C. Yang, S.-A. Yu, T. Wang, and S.-S. Lu, "A dual-mode truly modular programmable fractional divider based on a 1/1.5 divider cell," IEEE Microw. Wireless Compon. Lett., vol. 15, no. 11, pp. 754-756, Nov. 2005.
    • (2005) IEEE Microw. Wireless Compon. Lett. , vol.15 , Issue.11 , pp. 754-756
    • Yang, Y.-C.1    Yu, S.-A.2    Wang, T.3    Lu, S.-S.4
  • 14
    • 4444377645 scopus 로고    scopus 로고
    • A 700 kHz bandwidth sigma-delta fractional synthesizer with spurs compensation and linearization technique for WCDMA applications
    • Sep.
    • E. Temporiti, G. Albasini, I. Bietti, R. Castello, and M. Colombo, "A 700 kHz bandwidth sigma-delta fractional synthesizer with spurs compensation and linearization technique for WCDMA applications," IEEE J. Solid-State Circuits, vol. 39, no. 9, pp. 1446-1454, Sep. 2004.
    • (2004) IEEE J. Solid-state Circuits , vol.39 , Issue.9 , pp. 1446-1454
    • Temporiti, E.1    Albasini, G.2    Bietti, I.3    Castello, R.4    Colombo, M.5
  • 15
    • 0742268982 scopus 로고    scopus 로고
    • A wideband 2.4-GHz delta-sigma fractional-JV PLL with 1-Mb/s in-loop modulation
    • Jan.
    • S. Pamarti, L. Jansson, and I. Gallon, "A wideband 2.4-GHz delta-sigma fractional-JV PLL with 1-Mb/s in-loop modulation," IEEE J. Solid-State Circuits, vol. 39, no. 1, pp. 49-62, Jan. 2004.
    • (2004) IEEE J. Solid-state Circuits , vol.39 , Issue.1 , pp. 49-62
    • Pamarti, S.1    Jansson, L.2    Gallon, I.3
  • 16
    • 27644443116 scopus 로고    scopus 로고
    • Bandwidth extension of low noise fractional-N synthesizers
    • S. Meninger and M. Perrot, "Bandwidth extension of low noise fractional-N synthesizers," in IEEE RFIC Symp. Dig. Papers, 2005, pp. 211-214.
    • (2005) IEEE RFIC Symp. Dig. Papers , pp. 211-214
    • Meninger, S.1    Perrot, M.2
  • 17
    • 0036908685 scopus 로고    scopus 로고
    • A single-chip quad-band (850/900/1800/1900 MHz) direct conversion GSM/GPRS RF transceiver with integrated VCOs and fractional-N synthesizer
    • Dec.
    • R. Magoon et al., "A single-chip quad-band (850/900/1800/1900 MHz) direct conversion GSM/GPRS RF transceiver with integrated VCOs and fractional-N synthesizer," IEEE J. Solid-State Circuits, vol. 37, no. 12, pp. 1710-1720, Dec. 2002.
    • (2002) IEEE J. Solid-state Circuits , vol.37 , Issue.12 , pp. 1710-1720
    • Magoon, R.1
  • 18
    • 0032647446 scopus 로고    scopus 로고
    • A 2-V, 1.8-GHz BJT phase-locked loop
    • Jun.
    • W.-Z. Chen and J.-T. Wu, "A 2-V, 1.8-GHz BJT phase-locked loop," IEEE, J. Solid-State Circuits, vol. 34, no. 6, pp. 784-789, Jun. 1999.
    • (1999) IEEE, J. Solid-state Circuits , vol.34 , Issue.6 , pp. 784-789
    • Chen, W.-Z.1    Wu, J.-T.2
  • 19
    • 2442702719 scopus 로고    scopus 로고
    • A 1.5V 28mA fully-integrated fast-locking quad-band GSM-GPRS transmitter with digital auto-calibration in 130nm CMOS
    • Feb. 521
    • S. T. Lee, S. J. Fang, D. J. Allstot, A. Bellaouar, A. Fridi, and P. Fontaine, " A 1.5V 28mA fully-integrated fast-locking quad-band GSM-GPRS transmitter with digital auto-calibration in 130nm CMOS," in IEEE ISSCC Dig. Tech. Papers, Feb. 2004, pp. 188, 521.
    • (2004) IEEE ISSCC Dig. Tech. Papers , pp. 188
    • Lee, S.T.1    Fang, S.J.2    Allstot, D.J.3    Bellaouar, A.4    Fridi, A.5    Fontaine, P.6
  • 20
    • 0036540018 scopus 로고    scopus 로고
    • A 1.5-V 900-MHz monolithic CMOS fast-switching frequency synthesizer for wireless applications
    • Apr.
    • C.-W. Lo and H. C. Luong, "A 1.5-V 900-MHz monolithic CMOS fast-switching frequency synthesizer for wireless applications," IEEE J. Solid-State Circuits, vol. 37, no. 4, pp. 459-170, Apr. 2002.
    • (2002) IEEE J. Solid-state Circuits , vol.37 , Issue.4 , pp. 459-1170
    • Lo, C.-W.1    Luong, H.C.2
  • 21
    • 0037301911 scopus 로고    scopus 로고
    • A wideband sigma-delta phase-locked loop modulator for wireless applications
    • Feb.
    • A. M. Fahim and M. I. Elmasry, "A wideband sigma-delta phase-locked loop modulator for wireless applications," IEEE Trans. Circuits Syst. II: Analog Digit. Signal Process., vol. 50, no. 2, pp. 53-62, Feb. 2003.
    • (2003) IEEE Trans. Circuits Syst. II: Analog Digit. Signal Process. , vol.50 , Issue.2 , pp. 53-62
    • Fahim, A.M.1    Elmasry, M.I.2
  • 22
    • 33746374660 scopus 로고    scopus 로고
    • A fast-hopping single-PLL 3-band UWB synthesizer in 0.25 μm SiGe BiCMOS
    • Sep.
    • R. van de Beek, R. Leenaerts, and G. van der Weide, "A fast-hopping single-PLL 3-band UWB synthesizer in 0.25 μm SiGe BiCMOS," in Proc. ESSCIRC, Sep. 2005, pp. 173-176.
    • (2005) Proc. ESSCIRC , pp. 173-176
    • Van De Beek, R.1    Leenaerts, R.2    Van Der Weide, G.3
  • 23
    • 18444382634 scopus 로고    scopus 로고
    • A divide-by-16.5 circuit for 10-Gb Ethernet transceiver in 0.13-μm CMOS
    • May
    • Y. Moon, S.-H. Lee, and D. Shim, "A divide-by-16.5 circuit for 10-Gb Ethernet transceiver in 0.13-μm CMOS," IEEE J. Solid-State Circuits, vol. 40, no. 5, pp. 1175-1179, May 2005.
    • (2005) IEEE J. Solid-state Circuits , vol.40 , Issue.5 , pp. 1175-1179
    • Moon, Y.1    Lee, S.-H.2    Shim, D.3
  • 25
    • 0034227707 scopus 로고    scopus 로고
    • A family of low-power truly modular programmable dividers in standard 0.35-μm CMOS technology
    • Jul.
    • S. Vaucher, I. Ferencic, M. Locher, S. Sedvallson, U. Voegeli, and Z. Wang, "A family of low-power truly modular programmable dividers in standard 0.35-μm CMOS technology," IEEE J. Solid-State Circuits, vol. 35, no. 7, pp. 1039-1045, Jul. 2000.
    • (2000) IEEE J. Solid-state Circuits , vol.35 , Issue.7 , pp. 1039-1045
    • Vaucher, S.1    Ferencic, I.2    Locher, M.3    Sedvallson, S.4    Voegeli, U.5    Wang, Z.6
  • 26
    • 84870779523 scopus 로고    scopus 로고
    • Phase mismatch in phase switching frequency dividers
    • Dec.
    • M. A. El Sheikh and A. Hafez, "Phase mismatch in phase switching frequency dividers," in IEEE Int. Conf. Microelectronics, Dec. 2003, pp. 106-109.
    • (2003) IEEE Int. Conf. Microelectronics , pp. 106-109
    • El Sheikh, M.A.1    Hafez, A.2
  • 27
    • 0000608170 scopus 로고    scopus 로고
    • Differentially driven symmetric microstrip inductors
    • Jan.
    • M. Danesh and J. R. Long, "Differentially driven symmetric microstrip inductors," IEEE Trans. Microw. Theory Tech., vol. 50, no. 1, pp. 332-341, Jan. 2002.
    • (2002) IEEE Trans. Microw. Theory Tech. , vol.50 , Issue.1 , pp. 332-341
    • Danesh, M.1    Long, J.R.2
  • 28
    • 18744369380 scopus 로고    scopus 로고
    • A 1.8-GHz LC VCO with 1.3-GHz tuning range and digital amplitude calibration
    • Apr.
    • A. D. Berny, A. M. Niknejad, and R. G. Meyer, "A 1.8-GHz LC VCO with 1.3-GHz tuning range and digital amplitude calibration," IEEE, J. Solid-State Circuits, vol. 40, no. 4, pp. 909-917, Apr. 2005.
    • (2005) IEEE, J. Solid-state Circuits , vol.40 , Issue.4 , pp. 909-917
    • Berny, A.D.1    Niknejad, A.M.2    Meyer, R.G.3


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.