A quantization noise suppression technique for Δ ∑ fractional-N frequency synthesizers

IEEE Journal of Solid-State Circuits

Volumn 41, Issue 11, 2006, Pages 2500-2510

  Yang, Yu Che ^b   Yu, Shih An ^c   Liu, Yu Hsuan ^d   Wang, Tao ^b   Lu, Shey Shi ^a,b  

^a IEEE   (Taiwan)

^b NATIONAL TAIWAN UNIVERSITY   (Taiwan)

^c Howard Hughes Medical Institute   (United States)

^d REALTEK SEMICONDUCTOR CORP   (Taiwan)

Author keywords

CMOS RF; Delta sigma ( ); Fractional N frequency synthesizers; Frequency dividers; Phase noise; Phase locked loop (PLL); Quantization noise suppression; WiMAX; WLAN

Indexed keywords

CMOS RF; DELTA-SIGMA (Δ ∑); FRACTIONAL-N FREQUENCY SYNTHESIZERS; FREQUENCY DIVIDERS; PHASE NOISE; QUANTIZATION NOISE SUPPRESSION; WIMAX; WLAN;

BANDWIDTH; FREQUENCY DIVIDING CIRCUITS; FREQUENCY SYNTHESIZERS; LOCAL AREA NETWORKS; PHASE LOCKED LOOPS; SPURIOUS SIGNAL NOISE; TRANSCEIVERS;

NOISE ABATEMENT;

EID: 33750809400     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2006.883325     Document Type: Conference Paper

References (29)

1. T. A. Riley, M. Copeland, and T. Kwasniewski, "Delta-sigma modulation in fractional-N frequency synthesis," IEEE J. Solid-State Circuits, vol. 28, no. 5, pp. 553-559, May 1993.
2. M. Perrot, T. Tewksbury, and C. Sodini, "A 27-mW CMOS fractional-N frequency synthesizer using digital compensation for 2.5-Mb/s GFSK modulation," IEEE J. Solid-State Circuits, vol. 32, no. 12, pp. 2048-2060, Dec. 1997.
3. T. P. Kenny, T. A. D. Riley, N. M. Filiol, and M. A. Copeland, "Design and realization of a digital AS modulator for fractional-N frequency synthesis," IEEE Trans. Veh. Technol., vol. 48, no. 2, pp. 510-521, Mar. 1999.
4. W. Rhee, B. Song, and A. Ali, "A 1.1-GHz CMOS fractional-N frequency synthesizer with a 3-b third-order Δ ∑ modulator," IEEE J. Solid-State Circuits, vol. 35, no. 10, pp. 1453-1460, Oct. 2000.
5. H. Lee, J. Cho, K. Lee, I. Hwang, T. Ahn, K. Nah, and B. Park, "A Δ ∑ fractional-N frequency synthesizer using a wide-band integrated VCO and a fast AFC technique for GSM/GPRS/WCDMA applications," IEEE J. Solid-State Circuits, vol. 39, no. 7, pp. 1164-1169, Jul. 2004.
6. M. H. Perrot, M. D. Trott, and C. G. Sodini, "A modeling approach for Δ ∑ fractional-N frequency synthesizer allowing straightforward noise analysis," IEEE J. Solid-State Circuits, vol. 37, no. 8, pp. 835-844, Aug. 2002.
7. H. Huh, Y. Koo, K. Lee, Y. Ok, S. Lee, D. Kwon, J. Lee, J. Park, K. Lee, D. Jeong, and W. Kim, "A CMOS dual-band fractional-n synthesizer with reference doubler and compensated charge pump," in IEEE ISSCC Dig. Tech. Papers, Feb. 2004, pp. 100, 516.
8. Y. Sumi, S. Obote, K. Tsuda, K. Syoubu, and Y. Fuki, "Novel fractional-N PLL frequency synthesizer with reduced phase error," Proc. IEEE Asia Pacific Conf. Circuits and Systems, pp. 45-48, Nov. 1996.
9. Y. Sumi, "PLL with variable (N+1/2) frequency dividing ratio," European Patent EP1020994, Jul. 2000.
10. K. Pierce V, "Frequency synthesizer using double resolution fractional frequency division," W. O. patent WO9922449, May 1999.
11. H. Morihito, "Fractionally-divided PLL frequency synthesizer," Japan patent JP2002198812, Jul. 2002.
12. D. N. Behli and T. Robert, "Fractional-r frequency synthesizer," W.O. patent WO03039002, May 2003.
13. Y.-C. Yang, S.-A. Yu, T. Wang, and S.-S. Lu, "A dual-mode truly modular programmable fractional divider based on a 1/1.5 divider cell," IEEE Microw. Wireless Compon. Lett., vol. 15, no. 11, pp. 754-756, Nov. 2005.
14. E. Temporiti, G. Albasini, I. Bietti, R. Castello, and M. Colombo, "A 700 kHz bandwidth sigma-delta fractional synthesizer with spurs compensation and linearization technique for WCDMA applications," IEEE J. Solid-State Circuits, vol. 39, no. 9, pp. 1446-1454, Sep. 2004.
15. S. Pamarti, L. Jansson, and I. Gallon, "A wideband 2.4-GHz delta-sigma fractional-JV PLL with 1-Mb/s in-loop modulation," IEEE J. Solid-State Circuits, vol. 39, no. 1, pp. 49-62, Jan. 2004.
16. S. Meninger and M. Perrot, "Bandwidth extension of low noise fractional-N synthesizers," in IEEE RFIC Symp. Dig. Papers, 2005, pp. 211-214.
17. R. Magoon et al., "A single-chip quad-band (850/900/1800/1900 MHz) direct conversion GSM/GPRS RF transceiver with integrated VCOs and fractional-N synthesizer," IEEE J. Solid-State Circuits, vol. 37, no. 12, pp. 1710-1720, Dec. 2002.
18. W.-Z. Chen and J.-T. Wu, "A 2-V, 1.8-GHz BJT phase-locked loop," IEEE, J. Solid-State Circuits, vol. 34, no. 6, pp. 784-789, Jun. 1999.
19. S. T. Lee, S. J. Fang, D. J. Allstot, A. Bellaouar, A. Fridi, and P. Fontaine, " A 1.5V 28mA fully-integrated fast-locking quad-band GSM-GPRS transmitter with digital auto-calibration in 130nm CMOS," in IEEE ISSCC Dig. Tech. Papers, Feb. 2004, pp. 188, 521.
20. C.-W. Lo and H. C. Luong, "A 1.5-V 900-MHz monolithic CMOS fast-switching frequency synthesizer for wireless applications," IEEE J. Solid-State Circuits, vol. 37, no. 4, pp. 459-170, Apr. 2002.
21. A. M. Fahim and M. I. Elmasry, "A wideband sigma-delta phase-locked loop modulator for wireless applications," IEEE Trans. Circuits Syst. II: Analog Digit. Signal Process., vol. 50, no. 2, pp. 53-62, Feb. 2003.
22. R. van de Beek, R. Leenaerts, and G. van der Weide, "A fast-hopping single-PLL 3-band UWB synthesizer in 0.25 μm SiGe BiCMOS," in Proc. ESSCIRC, Sep. 2005, pp. 173-176.
23. Y. Moon, S.-H. Lee, and D. Shim, "A divide-by-16.5 circuit for 10-Gb Ethernet transceiver in 0.13-μm CMOS," IEEE J. Solid-State Circuits, vol. 40, no. 5, pp. 1175-1179, May 2005.
24. R. Hossain, L. D. Wronski, and A. Albicki, "Low power design using double edge triggered flip-flops," IEEE Trans, Very Large Scale Integral. (VLSI) Syst., vol. 2, no. 6, pp. 261-265, Jun. 1994.
25. S. Vaucher, I. Ferencic, M. Locher, S. Sedvallson, U. Voegeli, and Z. Wang, "A family of low-power truly modular programmable dividers in standard 0.35-μm CMOS technology," IEEE J. Solid-State Circuits, vol. 35, no. 7, pp. 1039-1045, Jul. 2000.
26. M. A. El Sheikh and A. Hafez, "Phase mismatch in phase switching frequency dividers," in IEEE Int. Conf. Microelectronics, Dec. 2003, pp. 106-109.
27. M. Danesh and J. R. Long, "Differentially driven symmetric microstrip inductors," IEEE Trans. Microw. Theory Tech., vol. 50, no. 1, pp. 332-341, Jan. 2002.
28. A. D. Berny, A. M. Niknejad, and R. G. Meyer, "A 1.8-GHz LC VCO with 1.3-GHz tuning range and digital amplitude calibration," IEEE, J. Solid-State Circuits, vol. 40, no. 4, pp. 909-917, Apr. 2005.
29. B. Razavi, Design of Analog CMOS Integrated Circuits. New York: McGraw-Hill, 2001.