Strong injection locking in Low-Q LC oscillators: Modeling and application in a forwarded-clock I/O receiver

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 56, Issue 8, 2009, Pages 1818-1829

  Shekhar, Sudip ^a   Mansuri, Mozhgan ^a   O'Mahony, Frank ^a   Balamurugan, Ganesh ^a   Jaussi, James E ^a   Kennedy, Joseph ^a   Allstot, David J ^b   Mooney, Randy ^a   Casper, Bryan ^a  

^a INTEL CORPORATION   (United States)

^b University of Washington   (United States)

Author keywords

Clocks; High speed input output (I O); Jitter; Receivers; Voltage controlled oscillator (VCO)

Indexed keywords

CIRCUIT OSCILLATIONS; JITTER; OSCILLISTORS; RECEIVERS (CONTAINERS); TIMING CIRCUITS; VARIABLE FREQUENCY OSCILLATORS;

DATA RECEIVER; HIGH FREQUENCY CLOCKS; INJECTION LOCKED; INPUT/OUTPUT; LC-OSCILLATORS; POWER EFFICIENCY; QUALITY FACTORS; STRONG INJECTION;

CLOCKS;

EID: 69449088977     PISSN: 15498328     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2009.2027509     Document Type: Conference Paper

References (22)

1. A. Mirzaei, M. E. Heidari, R. Bagheri, S. Chehrazi, and A. A. Abidi, "The quadrature LC oscillator: A complete portrait based on injection locking," IEEE. J. Solid-State Circuits, vol. 42, no. 9, pp. 1916-1932, Sep. 2007.
2. H. R. Rategh and T. H. Lee, "Superharmonic injection-locked frequency dividers," IEEE. J. Solid-State Circuits, vol. 34, no. 6, pp. 813-821, Jun. 1999.
3. H. Tong, S. Cheng, A. I. Karsilayan, and J. S. Martinez, "An injection-locked frequency divider with multiple highly nonlinear injection stages and large division ratios," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 54, no. 4, pp. 313-317, Apr. 2007.
4. X. Zhang, X. Zhou, B. Aliener, and A. S. Daryoush, "A study of subharmonic injection locking for local oscillators," IEEE Microw. Guided Wave Lett., vol. 2, no. 1, pp. 97-99, Mar. 1992.
5. X. Wang and R. Gharpurey, "Interference cancellation in broadband wireless systems utilizing phase-aligned injection-locked oscillators," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 55, no. 9, pp. 872-876, Sep. 2008.
6. T. Gabara, "A 3.25 Gb/s injection locked CMOS clock recovery cell," in Proc. IEEE Custom Int. Circuits Conf., May 1999, pp. 521-524.
7. H.-T. Ng, R. Farjad-Rad, M.-J. E. Lee, W. J. Dally, T. Greer, J. Poulton, J. H. Edmondson, R. Rathi, and R. Senthinathan, "A second-order semidigital clock recovery circuit based on injection locking," IEEE J. Solid-State Circuits, vol. 38, no. 12, pp. 2101-2110, Dec. 2003.
8. L. Zhang, B. Ciftcioglu, M. Huang, and H. Wu, "Injection-locked clocking: A new GHz clock distribution scheme," in Proc. IEEE Custom Int. Circuits Conf., Sep. 2006, pp. 785-788.
9. F. O'Mahony, S. Shekhar, M. Mansuri, G. Balamurugan, J. E. Jaussi, J. Kennedy, B. Casper, D. J. Allstot, and R. Mooney, "A 27 Gb/s forwarded-clock I/O receiver using an injection-locked LC-DCO in 45 nm CMOS," in Proc. IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2008, pp. 452-453.
10. M. Mansuri, F. O'Mahony, G. Balamurugan, J. E. Jaussi, J. Kennedy, S. Shekhar, R. Mooney, and B. Casper, "Strong injection locking of low-Q LC oscillators," in Proc. IEEE Custom Int. Circuits Conf., Sep. 2008, pp. 699-702.
11. R. Adler, "A study of locking phenomena in oscillators," Proc. IRE vol. 34, pp. 351-357, Jun. 1946.
12. L. J. Paciorek, "Injection locking of oscillators," Proc. IEEE, vol. 53, pp. 1723-1728, Nov. 1965.
13. F. O'Mahony, M. Mansuri, B. Casper, J. E. Jaussi, and R. Mooney, "A low-jitter PLL and repeaterless clock distribution network for a 20 Gb/s link," in Proc. Symp. VLSI Circuits Dig. Tech. Papers, Jun. 2006, pp. 29-30.
14. B. Casper and F. O'Mahony, "Clocking analysis, implementation and measurement techniques for high-speed data links - a tutorial," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 56, no. 1, pp. 17-39, Jan. 2009.
15. 2 inductorless 40 Gb/s CDR in 65 nm SOI CMOS," in Proc. IEEE Int. Solid-State Circuits Conf., Feb. 2007, pp. 226-227.
16. A. D. Berny, A. M. Niknejad, and R. G. Meyer, "A 1.8-GHz LC VCO with 1.3-GHz tuning range and digital amplitude calibration," IEEE J. Solid-State Circuits, vol. 40, no. 4, pp. 909-917, Apr. 2005.
17. B. Razavi, "A study of injection locking and pulling in oscillators," IEEE J. Solid-State Circuits, vol. 39, no. 9, pp. 1415-1424, Sep. 2004.
18. B. Casper, A. Martin, J. E. Jaussi, J. Kennedy, and R. Mooney, "8 Gb/s SBD link with on-die waveform capture," IEEE J. Solid-State Circuits vol. 38, no. 12, pp. 2111-2120, Dec. 2003.
19. C.-K. K. Yang, V. Stojanovic, S. Modjtahedi, M. A. Horowitz, and W. F. Ellersick, "A serial-link transceiver based on 8-GSamples/s A/D and D/A converters in 0.25-μm CMOS," IEEE J. Solid-State Circuits, vol. 36, no. 11, pp. 1684-1692, Nov. 2001.
20. R. Neil, Understanding Jitter and Wander Measurements and Standards 2nd ed. Palo Alto, CA: Agilent Technologies, 2003, ch. 11, [Online]. Available: http://cp.literature.agilent.com/litweb/pdf/5988-6254EN.pdf.
21. C. Kromer, G. Sialm, C. Menolfi, M. Schmatz, F. Ellinger, and H. Jackel, "A 25-Gb/s CDR in 90-nm CMOS for high-density interconnects," IEEE J. Solid-State Circuits, vol. 41, no. 12, pp. 2921-2929, Dec. 2006.
22. C.-F. Liao and S.-I. Liu, "A 40 Gb/s CMOS serial-link receiver with adaptive equalization and clock/data recovery," IEEE J. Solid-State Circuits, vol. 38, no. 12, pp. 2492-2502, Dec. 2008.