A serial-link transceiver based on 8-GSamples/s A/D and D/A converters in 0.25-μm CMOS

IEEE Journal of Solid-State Circuits

Volumn 36, Issue 11, 2001, Pages 1684-1692

  Yang, Chih Kong Ken ^a,b   Stojanovic, Vladimir ^c   Modjtahedi, Siamak ^b   Horowitz, Mark A ^a,c   Ellersick, William F ^a,c,d  

^a IEEE   (United States)

^b UNIVERSITY OF CALIFORNIA   (United States)

^c STANFORD UNIVERSITY   (United States)

^d ANALOG DEVICES INC   (United States)

Author keywords

Analog digital conversion; Data transmission; Digital analog conversion; Equalization; Modulation; Offset correction; Receiver; Serial link; Transceiver; Transmitter

Indexed keywords

BONDWIRE INDUCTOR; DIGITAL COMPENSATION; EQUALIZATION ALGORITHM; MULTILEVEL DATA TRANSMISSION; SERIAL-LINK TRANSCEIVER;

ALGORITHMS; ANALOG TO DIGITAL CONVERSION; CAPACITANCE; DIGITAL TO ANALOG CONVERSION; ELECTRIC INDUCTORS; PHASE LOCKED LOOPS; SIGNAL FILTERING AND PREDICTION; TRANSCEIVERS; TRANSMITTERS;

CMOS INTEGRATED CIRCUITS;

EID: 0035505542     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.962288     Document Type: Article

References (13)

1. Precise delay generation using coupled oscillators
2. An eight channel 36-GS/s CMOS timing analyzer
3. A 0.5-μm CMOS 4.0-Gb/s serial link transceiver with data recovery using oversampling
4. GAD: A 12-GS/s CMOS 4-bit A/D converter for an equalized multilevel link
5. Distributed amplification
6. A 10-Gb/s CMOS clock and data recovery circuit with frequency detection
7. A 0.3-mm CMOS 8-GS/s 4-PAM serial link transceiver
8. A 160-MHz 32-b 0.5-W CMOS RISC microprocessor
9. Elimination of process-dependent clock skew in CMOS VLSI
10. Time-interleaved converter arrays
11. A 2-Gb/s/pin 4-PAM parallel bus interfaces with transmit crosstalk cancellation equalization and integrating receivers
12. Data converters for high-speed CMOS links