An injection-locked frequency divider with multiple highly nonlinear injection stages and large division ratios

IEEE Transactions on Circuits and Systems II: Express Briefs

Volumn 54, Issue 4, 2007, Pages 313-317

  Tong, Haitao ^a   Cheng, Shanfeng ^a   Karşilayan, Aydin Ilker ^a   Martinez, Jose Silva ^a  

^a Department of Electrical and Computer Engineering   (United States)

Author keywords

Division ratio; injection locked frequency dividers (ILFDs); locking range

Indexed keywords

CMOS INTEGRATED CIRCUITS; ELECTRIC POWER UTILIZATION; POWER SUPPLY CIRCUITS; TUNING;

DIVISION RATIO; INJECTION-LOCKED FREQUENCY DIVIDER; LOCKING RANGE;

FREQUENCY DIVIDING CIRCUITS;

EID: 34247346436     PISSN: 15497747     EISSN: 15583791     Source Type: Journal    
DOI: 10.1109/TCSII.2007.895071     Document Type: Article

References (11)

1. H. R. Rategh and T. H. Lee, “Superharmonic injection-locked frequency dividers,” IEEE J. Solid-State Circuits, vol. 34, no. 6, pp. 813–821, Jun. 1999.
2. M. Tiebout, “A CMOS direct injection-locked oscillator topology as high-frequency low-power frequency divider,” IEEE J. Solid-State Circuits, vol. 39, no. 7, pp. 1170–1174, Jul. 2004.
3. L.-H. Lu and J.-C. Chien, “A wide-band CMOS injection-locked ring oscillator,” IEEE Microw. Wireless Compon. Lett., vol. 15, no. 10, pp. 676–678, Oct. 2005.
4. M. Acar, D. Leenaerts, and B. Nauta, “A wideband CMOS injection-locked frequency divider,” in Dig. Tech. Papers IEEE RFIC, Jun. 2004, pp. 211–214.
5. U. Singh and M. M. Green, “High-frequency CML clock dividers in 0.13-μm CMOS operating up to 38 GHz,” IEEE J. Solid-State Circuits, vol. 40, no. 8, pp. 1658–1661, Aug. 2005.
6. F. H. Huang, D. M. Lin, H. P. Wang, W. Y. Chiu, and Y. J. Chan, “20 GHz CMOS injection-locked frequency divider with variable division ratio,” Dig. Tech. Papers IEEE RFIC, pp. 469-472, Jun. 2005.
7. A. Bonfanti, A. Tedesco, C. Samori, and A. L. Lacaita, “A 15-GHz broadband ÷2 frequency divider in 0.13-μm CMOS for quadrature generation,” IEEE Microw. Wireless Compon. Lett., vol. 15, no. 11, pp. 724–726, Nov. 2005.
8. K. Yamamoto and M. Fujishima, “A 44-μW 4.3-GHz injection-locked frequency divider with 2.3-GHz locking range,” IEEE J. Solid-State Circuits, vol. 40, no. 3, pp. 671–677, Mar. 2005.
9. S. Verma, H. R. Rategh, and T. H. Lee, “A unified model for injection-locked frequency dividers,” IEEE J. Solid-State Circuits, vol. 38, no. 6, pp. 1015-1027, Jun. 2003.
10. C.-H. Park and B. Kim, “A low-noise, 900-MHz VCO in 0.6-μm CMOS,” IEEE J. Solid-State Circuits, vol. 34, no. 5, pp. 586–591, May 1999.
11. G. R. Gangasani and P. R. Kinget, “A time-domain model for predicting the injection locking bandwidth of nonharmonic oscillators,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 53, no. 10, pp. 1035–1038, Oct. 2006.