메뉴 건너뛰기




Volumn , Issue , 2007, Pages 226-228

A 72mW 0.03mm2 inductorless 40Gb/s CDR in 65nm SOI CMOS

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER PROGRAMMING; FREQUENCY BANDS; MEASUREMENT THEORY; MICROPROCESSOR CHIPS; SILICON ON INSULATOR TECHNOLOGY;

EID: 34548813071     PISSN: 01936530     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISSCC.2007.373376     Document Type: Conference Paper
Times cited : (19)

References (7)
  • 1
    • 0346342381 scopus 로고    scopus 로고
    • A 40-Gb/s Clock and Data Recovery Circuit in 0.18-μm CMOS Technology
    • Dec
    • J. Lee, B. Razavi, "A 40-Gb/s Clock and Data Recovery Circuit in 0.18-μm CMOS Technology," IEEE J. Solid-State Circuits, vol. 38, no. 12, pp. 2181-2190, Dec., 2003.
    • (2003) IEEE J. Solid-State Circuits , vol.38 , Issue.12 , pp. 2181-2190
    • Lee, J.1    Razavi, B.2
  • 2
    • 29044434691 scopus 로고    scopus 로고
    • 0.94ps-rms-Jitter 0.016mm' 2.5GHz Multi-Phase Generator PLL with 360° Digitally Programmable Phase Shift for 10Gb/s Serial Links
    • Dec
    • T. Toifl, C. Menolfi, P. Buchmann, et al., "0.94ps-rms-Jitter 0.016mm' 2.5GHz Multi-Phase Generator PLL with 360° Digitally Programmable Phase Shift for 10Gb/s Serial Links," IEEE J. Solid-State Circuits, vol. 40, no. 12, pp. 2700-2712, Dec., 2005.
    • (2005) IEEE J. Solid-State Circuits , vol.40 , Issue.12 , pp. 2700-2712
    • Toifl, T.1    Menolfi, C.2    Buchmann, P.3
  • 3
    • 0031276490 scopus 로고    scopus 로고
    • A Semi-Digital Dual Delay-Locked Loop
    • Nov
    • S. Sidiropoulos, M. Horowitz, "A Semi-Digital Dual Delay-Locked Loop," IEEE J. Solid-State Circuits, vol. 32, no. 11, pp. 1683-1692, Nov., 1997.
    • (1997) IEEE J. Solid-State Circuits , vol.32 , Issue.11 , pp. 1683-1692
    • Sidiropoulos, S.1    Horowitz, M.2
  • 4
    • 0346972286 scopus 로고    scopus 로고
    • A 0.18μm SiGe BiCMOS Receiver and Transmitter Chipset for SONET OC-768 Transmission Systems
    • Dec
    • M. Meghelli, A.V. Rylyakov, S.J. Zier, et al., "A 0.18μm SiGe BiCMOS Receiver and Transmitter Chipset for SONET OC-768 Transmission Systems," IEEE J. Solid-State Circuits, vol. 38, no. 12, pp. 2147-2154, Dec., 2003.
    • (2003) IEEE J. Solid-State Circuits , vol.38 , Issue.12 , pp. 2147-2154
    • Meghelli, M.1    Rylyakov, A.V.2    Zier, S.J.3
  • 5
    • 35348832086 scopus 로고    scopus 로고
    • A 20Gb/s Forwarded Clock Transceiver in 90nm CMOS
    • Feb
    • B. Casper, J. Jaussi, F, Oapes Mahony, et al., "A 20Gb/s Forwarded Clock Transceiver in 90nm CMOS, ISSCC Dig. Tech Papers7 pp. 90-91, Feb., 2006.
    • (2006) ISSCC Dig. Tech Papers , vol.7 , pp. 90-91
    • Casper, B.1    Jaussi, J.2    Oapes Mahony, F.3
  • 6
    • 34548824640 scopus 로고    scopus 로고
    • A 25Cb/s CDR in 90nm CMOS for High-Density Interconnects
    • Feb
    • C. Kromer, G. Sialm, C. Menofli, et al., "A 25Cb/s CDR in 90nm CMOS for High-Density Interconnects," ISSCC Dig. Tech Papers, pp. 326-327, Feb., 2006.
    • (2006) ISSCC Dig. Tech Papers , pp. 326-327
    • Kromer, C.1    Sialm, G.2    Menofli, C.3
  • 7
    • 33748365852 scopus 로고    scopus 로고
    • 2.5 V 43-45 Gb/s CDR Circuit and 55 Gb/s PRBS Generator in SiGe Using a Low-Voltage Logic Family
    • Sept
    • D. Kucharski, Kornegay, K.T., "2.5 V 43-45 Gb/s CDR Circuit and 55 Gb/s PRBS Generator in SiGe Using a Low-Voltage Logic Family," IEEE J. Solid-State Circuits, vol. 41, no. 9, pp. 2154 -2165, Sept., 2006.
    • (2006) IEEE J. Solid-State Circuits , vol.41 , Issue.9 , pp. 2154-2165
    • Kucharski, D.1    Kornegay, K.T.2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.