-
1
-
-
0035296658
-
Investigation of deep submicron single and double gate SOI MOSFETs in accumulation mode for enhanced performance
-
Rauly E., Iniguez B., and Flandre D. Investigation of deep submicron single and double gate SOI MOSFETs in accumulation mode for enhanced performance. Electrochem Solid-state Lett 4 3 (2001) G28-G30
-
(2001)
Electrochem Solid-state Lett
, vol.4
, Issue.3
-
-
Rauly, E.1
Iniguez, B.2
Flandre, D.3
-
2
-
-
56549119302
-
The nanoscale silicon accumulation-mode MOSFET - a comprehensive numerical study
-
Iqbal M.M., Hong Y., Grarg P., Udrea F., Migliorato P., and Fonash S. The nanoscale silicon accumulation-mode MOSFET - a comprehensive numerical study. IEEE Trans Electron Dev 55 11 (2008) 2946-2959
-
(2008)
IEEE Trans Electron Dev
, vol.55
, Issue.11
, pp. 2946-2959
-
-
Iqbal, M.M.1
Hong, Y.2
Grarg, P.3
Udrea, F.4
Migliorato, P.5
Fonash, S.6
-
3
-
-
34248657305
-
High performance and highly reliable novel CMOS devices using accumulated mode multi-gate fully depleted SOI MOSFETs
-
Cheng W., Teramoto A., Kuroda R., Hirayama M., and Ohmi T. High performance and highly reliable novel CMOS devices using accumulated mode multi-gate fully depleted SOI MOSFETs. Microelectron Eng 84 (2007) 2105-2108
-
(2007)
Microelectron Eng
, vol.84
, pp. 2105-2108
-
-
Cheng, W.1
Teramoto, A.2
Kuroda, R.3
Hirayama, M.4
Ohmi, T.5
-
4
-
-
0036999661
-
Multiple-gate SOI MOSFETs: device design guidelines
-
Park J.T., and Colinge J.P. Multiple-gate SOI MOSFETs: device design guidelines. IEEE Trans Electron Dev 49 12 (2002) 2222-2228
-
(2002)
IEEE Trans Electron Dev
, vol.49
, Issue.12
, pp. 2222-2228
-
-
Park, J.T.1
Colinge, J.P.2
-
5
-
-
19044371273
-
A study of negative temperature instability of SOI and body-tied FinFETs
-
Lee H., Lee C.H., Park D.G., and Choi Y.K. A study of negative temperature instability of SOI and body-tied FinFETs. IEEE Electron Dev Lett 26 5 (2005) 326-328
-
(2005)
IEEE Electron Dev Lett
, vol.26
, Issue.5
, pp. 326-328
-
-
Lee, H.1
Lee, C.H.2
Park, D.G.3
Choi, Y.K.4
-
6
-
-
33646048788
-
Theory of interface-trap induced NBTI degradation for reduced cross section MOSFETs
-
Küflüoglu H., and Alam M.A. Theory of interface-trap induced NBTI degradation for reduced cross section MOSFETs. IEEE Trans Electron Dev 5395 (2006) 1120-1130
-
(2006)
IEEE Trans Electron Dev
, vol.5395
, pp. 1120-1130
-
-
Küflüoglu, H.1
Alam, M.A.2
-
7
-
-
34447269711
-
Body thickness dependence of impact ionization in a multiple gate FinFET
-
Han J.W., Lee J.Y., Park D.K., and Choi Y.K. Body thickness dependence of impact ionization in a multiple gate FinFET. IEEE Electron Dev Lett 28 7 (2007) 625-627
-
(2007)
IEEE Electron Dev Lett
, vol.28
, Issue.7
, pp. 625-627
-
-
Han, J.W.1
Lee, J.Y.2
Park, D.K.3
Choi, Y.K.4
-
8
-
-
17444419352
-
Temperature dependence of the negative bias temperature instability in the framework of dispersive transport
-
(143506-1/3)
-
Kaczer B., Arkhipov V., Degraeve R., Collaert N., Groeseneken G., and Goodwin M. Temperature dependence of the negative bias temperature instability in the framework of dispersive transport. Appl Phys Lett 86 14 (2005) (143506-1/3)
-
(2005)
Appl Phys Lett
, vol.86
, Issue.14
-
-
Kaczer, B.1
Arkhipov, V.2
Degraeve, R.3
Collaert, N.4
Groeseneken, G.5
Goodwin, M.6
-
10
-
-
0024912135
-
Channel length and width dependence of hot-carrier hardness in fluorinated MOSFETs
-
Nishioka Y., Ohyu K., Ohji Y., and Ma T.P. Channel length and width dependence of hot-carrier hardness in fluorinated MOSFETs. IEEE Electron Dev Lett 10 12 (1989) 540-542
-
(1989)
IEEE Electron Dev Lett
, vol.10
, Issue.12
, pp. 540-542
-
-
Nishioka, Y.1
Ohyu, K.2
Ohji, Y.3
Ma, T.P.4
-
12
-
-
0842331400
-
Reliability study of CMOS FinFETs
-
Choi Y.K., Ha D.W., Snow E., Bokor J., and King T.J. Reliability study of CMOS FinFETs. Tech Dig IEDM (2003) 177-180
-
(2003)
Tech Dig IEDM
, pp. 177-180
-
-
Choi, Y.K.1
Ha, D.W.2
Snow, E.3
Bokor, J.4
King, T.J.5
-
13
-
-
0033875889
-
Hot-carrier degradation mechanism in narrow- and wide-channel n-MOSFET's with recessed LOCOS isolation structure
-
Yue J.M., Chim W.K., Cho B.J., Chan D.S., Qin W.H., Kim Y.B., et al. Hot-carrier degradation mechanism in narrow- and wide-channel n-MOSFET's with recessed LOCOS isolation structure. IEEE Electron Dev Lett 21 3 (2000) 130-132
-
(2000)
IEEE Electron Dev Lett
, vol.21
, Issue.3
, pp. 130-132
-
-
Yue, J.M.1
Chim, W.K.2
Cho, B.J.3
Chan, D.S.4
Qin, W.H.5
Kim, Y.B.6
-
14
-
-
33847305033
-
Some issues of hot-carrier degradation and negative bias temperature instability of advanced SOI CMOS transistors
-
Ioannou D.P., and Ioannou D.E. Some issues of hot-carrier degradation and negative bias temperature instability of advanced SOI CMOS transistors. Solid-state Electron 51 (2007) 268-277
-
(2007)
Solid-state Electron
, vol.51
, pp. 268-277
-
-
Ioannou, D.P.1
Ioannou, D.E.2
-
15
-
-
0023329786
-
Hot-electron-induced punchthrough (HEIP) effect in submicrometer pMOSFETs
-
Koyanagi M., Lewis A.G., Martin R.A., Huang T.Y., and Chen J.Y. Hot-electron-induced punchthrough (HEIP) effect in submicrometer pMOSFETs. IEEE Trans Electron Dev 34 4 (1987) 839-844
-
(1987)
IEEE Trans Electron Dev
, vol.34
, Issue.4
, pp. 839-844
-
-
Koyanagi, M.1
Lewis, A.G.2
Martin, R.A.3
Huang, T.Y.4
Chen, J.Y.5
-
16
-
-
69249237558
-
-
.
-
-
-
|