New tool support and architectures in adaptive reconfigurable computing

2007 IFIP International Conference on Very Large Scale Integration, VLSI-SoC

Volumn , Issue , 2007, Pages 134-139

  Becker, Jürgen ^a   Donlin, Adam ^b   Hübner, Michael ^a  

^a UNIVERSITY OF KARLSRUHE   (Germany)

^b XILINX INC   (United States)

Author keywords

Dynamic and partial reconfiguration; FPGA; Reconfigurable hardware

Indexed keywords

ADAPTIVE SYSTEMS; ARCHITECTURE; LSI CIRCUITS; MECHANISMS; PROGRAMMABLE LOGIC CONTROLLERS;

ABSTRACTION LEVELS; ADAPTIVITY; COMPUTING ARCHITECTURES; DESIGN SPACES; DYNAMIC AND PARTIAL RECONFIGURATION; ELECTRONIC SYSTEMS; FPGA; HETEROGENEOUS RECONFIGURABLE ARCHITECTURES; INTERNATIONAL CONFERENCES; LEVEL DESIGN; NOVEL METHODS; PARTIAL RECONFIGURATION; PERFORMANCE REQUIREMENTS; POINT OF OPERATION; POWER CONSUMPTION; RE CONFIGURABILITY; RE CONFIGURABLE FPGA; RE-CONFIGURABLE ARCHITECTURE; RE-CONFIGURABLE COMPUTING; RECONFIGURABLE HARDWARE; RUN-TIME; SYSTEM APPROACH; TOOL SUPPORTS; VERY LARGE-SCALE INTEGRATION;

ARCHITECTURAL DESIGN;

EID: 50149118862     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/VLSISOC.2007.4402486     Document Type: Conference Paper

References (14)

1. C. Patterson, S. Guccione, "JBits Design Abstractions", In FCCM 2001, pp 251-252.
2. A. Donlin, "Applications, design tools and low power issues in FPGA reconfiguration", chapter 21 in "Designing Embedded Processors", edited by J. Henkel and S. Parameswaram, Springer, 2007, pp 513-541.
3. P. Bellows, B. Hutchings, "JHDL-An HDL for Reconfigurable Systems", In FCCM 1998, pp. 175-184.
4. M. Ullmann, M. Huebner, B. Grimm, J. Becker: "An FPGA Run-Time System for Dynamical On-Demand Reconfiguration", RAW04, Santa Fee
5. B. Blodget, S. McMillan: "A lightweight approach for embedded reconfiguration of FPGAs", DATE'03, Munich Germany
6. J. Becker, M. Hübner, M. Ullmann: "Power Estimation and Power Measurement of Xilinx Virtex FPGAs: Trade-offs and Limitations", SBCCI03, Sao Paulo, Sep. 03
7. L. Benini, G. De Micheli: "Networks on Chip: A New Paradigm for Systems on Chip Design", Date 02, March 3-7, Paris France
8. Becker, M. Hübner, G. Hettich, R. Constapel, J. Eisenmann, J. Luka: "Dynamic and Partial FPGA Exploitation", Proceedings of the IEEE Special Issue "Advanced Automobile Technologies" (February 2007, Volume 95, Number 2)
9. M. Hübner, C. Schuck, M. Kühnle, J. Becker: "New 2-Dimensional Partial Dynamic Reconfiguration Techniques for Real-Time Adaptive Microelectronic Circuits", ISVLSI2006, Karlsruhe, Germany
10. C. Bobda, M. Majer, A. Ahmadinia, T. Haller, A. Linarth, J. Teich, S. Fekete and J. van der Veen :"The Erlangen Slot Machine: A Highly Flexible FPGA-Based Reconfigurable Platform", Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM), Napa, USA, pp. 319-320, April 17-20, 2005
11. J. Becker, M. Hübner, K. Paulsson: "Physical 2D Morphware and Power Reduction Methods for Everyone", Dagstuhl Seminar, April 2006, Schloss Dagstuhl
12. Dittmann, Florian; Götz, Marcelo; Rettberg, Achim: "Model and Methodology for the Synthesis of Heterogeneous and Partially Reconfigurable Systems". In: Proceedings of the Reconfigurable Architecture Workshop, Long Beach, CA, USA 2007
13. Dittmann, F.; Rammig, F. J.; Streubühr, M.; Haubelt, C.; Schallenberg, A.; Nebel, W.: "Exploration, Partitioning and Simulation of Reconfigurable Systems". it -Information Technology, 3(7), 1. Jan. 2007
14. Claus, C., Zeppenfeld, J., Müller, F., Stechele, W.: " Using Partial-Run-Time Reconfigurable Hardware to accelerate Video Processing in Driver Assistance Systems", Proceedings of DATE 2007, Nice, France, April 16-20, 2007