Partial reconfiguration of FPGAs for dynamical reconfiguration of a software radio platform

2007 16th IST Mobile and Wireless Communications Summit

Volumn , Issue , 2007, Pages

  Delahaye, Jean Philippe ^a   Palicot, Jacques ^a   Moy, Christophe ^a   Leray, Pierre ^a  

^a IETR   (France)

Author keywords

[No Author keywords available]

Indexed keywords

COGNITIVE RADIO; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); FIR FILTERS; SOFTWARE RADIO; WIRELESS TELECOMMUNICATION SYSTEMS;

COMPUTING EFFICIENCY; CONVOLUTIONAL CODER; DYNAMICAL RECONFIGURATION; HETEROGENEOUS PLATFORMS; PARTIAL RECONFIGURATION; RUNTIMES; SOFTWARE RADIO PLATFORM; WIDE-BAND;

RECONFIGURABLE HARDWARE;

EID: 50249098216     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISTMWC.2007.4299250     Document Type: Conference Paper

References (14)

1. J. Mitola, Cognitive Radio, Ph.D. dissertation, Royal Inst, of Tech., Sweden, May 2000.
2. J.Mtola, "The software Radio Architecture", IEEE Communications Magazine, May 95, pp. 26-38.
3. Christian Roland, Jacques Palicot, "A New Concept of Wireless Reconfigurable Receiver", IEEE communications Magazine, July 2003,pp.
4. K. Compton and S. Hauck, Reconfigurable computingia survey of systems and software. ACM Comput. Surv., vol. 34, no. 2, pp. 171210, 2002.
5. R. Hartenstein, A decade of reconfigurable computing: A visionary retrospective, date, vol. 00, p. 0642, 2001.
6. M.Cummings and S.Haruyama, Fpga in the software radio, IEEE Communications Magazine, vol. 37, no. 2, pp. 108112, Feb 1999.
7. J.P. Delahaye, G. Gogniat, C. Roland, P. Bomel,"Software Radio and Dynamic Reconfiguration on a DSP/FPGAPlatform", Frequenz n58(2004)5-6, Germany.
8. J.P. Delahaye, J. Palicot, P. Leray, "A Hierarchical Modeling Approach in Software Defined Radio System Design", IEEE Workshop on Signal Processing Systems, SIPS 2005, Athens (Greece), November 2005.
9. R. Rabineau, D. Lattard, Y. Durand, M. Lobeira and JP Rossi, "Flexible Test-Bed for B3G Systems", IST mobile summit 2006.
10. J.P. Delahaye, C. Moy, P. Leray, J. Palicot, "Managing Dynamic Partial Reconfiguration on Heterogeneous SDR Platforms", Sdr Forum 2005, November, Los Angeles, USA.
11. J. Liang, R. Tessier, and D. Goeckel, A dynamically reconfigurable power-efficient turbo decoder, in FCCM. IEEE Computer Society, 2004, pp. 91100.
12. Xilinx, Early access partial reconfiguration user guide,ug208, 2006.
13. H. Wang, J.P. Delahaye, P. Leray, J. Palicot, "Managing dynamic reconfiguration on MEMO Decoder" in 14th Reconfigurable Architectures Workshop, RAW 2007, Long Beach Ca, USA.
14. Apostolos Kountouris, Christophe Moy, "Reconfiguration in Software Radio Systems", Second Karlsruhe Workshop on Software Radio, March 2002.