SystemC-based design methodology for reconfigurable system-on-chip

Proceedings - DSD'2005: 8th Euromicro Conference on Digital System Design - Architectures, Methods and Tools

Volumn 2005, Issue , 2005, Pages 364-371

  Qu, Yang ^a   Tiensyrjä, Kari ^a   Soininen, Juha Pekka ^a  

^a VTT TECHNICAL RESEARCH CENTRE OF FINLAND   (Finland)

Author keywords

[No Author keywords available]

Indexed keywords

CODE DIVISION MULTIPLE ACCESS; COMPUTER AIDED DESIGN; COMPUTER SIMULATION; COMPUTER SOFTWARE; MATHEMATICAL MODELS; MICROPROCESSOR CHIPS;

RESOURCE ESTIMATION; SYSTEM ON CHIPS; SYSTEMC; TECHNOLOGY DEPENDENT TOOLS;

SYSTEMS ANALYSIS;

EID: 33845334493     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DSD.2005.72     Document Type: Conference Paper

References (23)

1. Xilinx, www.xilinx.com
2. Altera, www.altera.com
3. PACT XPP technologies, www.pactcorp.com
4. QuickSilver Technologies, www.qstech.com
5. Triscend, "A7 Field Configurable System-on-Chip datasheets", www.triscend.com (2004)
6. Motorola, www.motorola.com
7. A. Pelkonen, K. Masselos, M. Cupak, "System-Level Modeling of Dynamically Reconfigurable Hardware with SystemC", Proc. IPDPS'03, 2003, pp. 174-181
8. th International Conference on FPL (LNCS 3203), 2004, pp. 881-885
9. T.J. Callahan, J.R. Hauser, J. Wawrzynek, "The Garp Architecture and C Compiler", IEEE Computer, Vol. 33, Issue. 4, 2000, pp. 62-69
10. H. Singh, et al, "MorphoSys: an integrated reconfigurable system for data-parallel and computation-intensive applications", IEEE Transactions on Computers, Vol. 49, Issue. 5, 2000, pp. 465-481
11. S.C. Goldstein, et al, "PipeRench: a reconfigurable architecture and compiler", Computer, Vol. 33, Issue. 4, 2000, pp. 70-77
12. R. Maestre, et al, "A Framework for Reconfigurable Computing: Task Scheduling and Context Management", IEEE Transactions on VLSI Systems, vol. 9, issue. 6, 2001, pp. 858-873
13. J. Tabero, et al, "A Low Fragementation Heuristic for Task Placement in 2D RTR HW Management", FPL04 (LNCS 3203), 2004, pp. 241-250
14. C. Steiger, H. Walder, M. Platzner, "Operating Systems for Reconfigurable Embedded Platforms: Online Scheduling of Real-Time Tasks", IEEE Transactions on Computer, Vol. 53, No. 11, 2004, pp. 1393-1407
15. K. Tiensyrjä, et al, "SystemC and OCAPI-XL Based System-Level Design for Reconfigurable Systems-on-Chip". Forum on Specification & Design Languages (FDL 2004), 2004, pp. 428-439
16. T. Grötker, et al, System Design with SystemC. Kluwer Academic Publishers, Boston, May 2002, 240 pp.
17. Y. Qu, J.-P. Soininen, "Estimating the utilization of embedded FPGA co-processor", Euromicro Symposium on Digital Systems Design (DSD 2003), 2003, pp. 214 - 221
18. J.-P. Soininen, et al, "Mappability estimation approach for processor architecture evaluation", Proceeding of 20th IEEE Norchip Conference, 2002, pp. 171-176
19. R.P. Wilson, et al, "SUIF: An Infrastructure for Research on Parallelizing and Optimizing Compilers". Proceedings of the 7th ACM SIGPLAN symposium on Principles and practice of parallel pro programming, 1994, pp. 37-48
20. D.D. Gajski, et al, "High-level synthesis: Introduction to chip and system design", Kluwer Academic Publishers, Boston, 1997
21. P.G. Paulin, J.P. Knight, "Force-Directed Scheduling for the Behavioral Synthesis of ASICs", IEEE Transactions on CAD of Integrated Circuits and Systems, Vol. 8, No. 6, 1989, pp. 661-679
22. P. Lysaght, J. Stockwood, "A simulation tool for dynamically reconfigurable field programmable gate arrays", IEEE Transactions on VLSI Systems, vol. 4, issue. 3, 1996, pp. 381-390
23. Memec, www.memec.com