OSSS+R: Modelling and simulating self-reconfigurable systems

Proceedings - 2006 International Conference on Field Programmable Logic and Applications, FPL

Volumn , Issue , 2006, Pages 177-182

  Schallenberg, Andreas ^a   Nebel, Wolfgang ^a   Oppenheimer, Frank ^b  

^a UNIVERSITY OF OLDENBURG   (Germany)

^b OFFIS Institute   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SIMULATION LANGUAGES; FUZZY LOGIC; LINGUISTICS; QUERY LANGUAGES;

AUTOMATED SYNTHESIS; CONFIGURATION MANAGEMENT (CVS); ERROR PRONE; FIELD PROGRAMMABLE LOGIC (FPL); HIGH-LEVEL DESCRIPTIONS; INTERNATIONAL CONFERENCES; RECONFIGURABLE SYSTEMS; SELF RECONFIGURABLE SYSTEMS; SYSTEMC; TIME CONSUMING TASKS;

HIGH LEVEL LANGUAGES;

EID: 46249119444     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPL.2006.311211     Document Type: Conference Paper

References (12)

1. E. Grimpe, B. Timmermann, T. Fandrey, R. Biniasch, and F. Oppenheimer, "SystemC Object-Oriented Extensions and Synthesis Features," in Forum on Design Languages FDL '02, http://odette.offis.de, September 2002.
2. B. Hutchings, P. Bellows, and J. H. et al, "A CAD Suite for High-Performance FPGA Design," IEEE Symp. on Field-Programmable Custom Computing Machines, p. 12, 1999.
3. A. V. Poetter, "JHDLBits: An Open-Source model for FPGA Design Automation," Master's thesis, Virginia Polytechnic Institute and State University, Blacksburg, August 2004.
4. S. Neuendorffer, "Automatic Specialization of Actor-oriented Models in Ptolemy II," Electronics Research Laboratory, University of California at Berkeley," Technical Memorandum UCB ERL M02/41, December 2002.
5. E. A. Lee, "Overview of the Ptolemy Project," University of California, Tech. Rep., July 2003, Technical Memorandum No. UCB/ERL M03/25.
6. M. J. Wirthlin, "Integrating the JHDL Design Environment into Ptolemy II," Ptolemy Miniconference, March 2001, http://www.ptolemy.eecs. berkeley.edu/conferences/01.
7. A. Pelkonen, K. Masselos, and M. Cupák, "System-Level Modeling of Dynamically Reconfigurable Hardware with SystemC," Proceedings of International Symposium on Parallel and Distributed Processing (Reconfigurable Architectures Workshop), pp. 174-181, April 2003.
8. A. Schallenberg, F. Oppenheimer, and W. Nebel, "Designing for dynamic partially reconfigurable FPGAs with SystemC and OSSS." in FDL'04 Proceeding, vol. 2, September 2004, pp. 440-451.
9. L. Semia, K. Sato, and G. D. Micheli, "Resolution of Dynamic Memory Allocation and Pointers for the Behavioral Synthesis from C," in Proc. Design Automation and Test in Europe DATE'00, March 2000, pp. pp.312-319.
10. I. Fältman, M. Hast, A. Lundgren, S. Malki, E. Montnemery, A. Rångevall, J. Sandvall, and M. Stamenkovic, "A hardware implementation of an MP3 decoder," LTH Sweden, Tech. Rep., May 2003, digital IC-Project.
11. H. Hedberg, T. Lenart, and H. Svensson, "A Complete MP3 Decoder on a Chip," in Proc. of the IEEE International Conference on Microelectronic Systems Education (MSE'05). CCCD, Department of Electroscience, Lund University, 2005.
12. ehs.informatik.uni-oldenburg.de/de/research/projects/polydyn, Website, CvO University Oldenburg.