Computationally efficient active rule detection method: Algorithm and architecture

Fuzzy Sets and Systems

Volumn 160, Issue 4, 2009, Pages 554-568

  Hamzeh, Mahdi ^a   Mahdiani, Hamid Reza ^a,b   Saghafi, Ahmad ^a   Fakhraie, Sied Mehdi ^a   Lucas, Caro ^a,c  

^a UNIVERSITY OF TEHRAN   (Iran)

^b Sh Abbaspour University of Technology ^*  (Iran)

^c IPM   (Iran)

Author keywords

Active rule detection; Algorithm; Architecture; Fuzzy processor; Scalable

Indexed keywords

ARCHITECTURE; COMPUTER ARCHITECTURE; MICROCONTROLLERS;

ACTIVE RULE DETECTION; BIT WIDTHS; COMPUTATIONALLY EFFICIENT; DETECTION ALGORITHMS; DETECTION METHODS; FUZZY PROCESSOR; HARDWARE RESOURCES; PROPOSED ARCHITECTURES; SCALABLE;

MEMBERSHIP FUNCTIONS;

EID: 58149481455     PISSN: 01650114     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.fss.2008.05.009     Document Type: Article

References (43)

1. Amdahl G.M. Validity of the single processor approach to achieving large scale computing capabilities. Readings in Computer Architecture Vol. 1 (2000), Morgan Kaufmann, Los Altos, CA 79-81
2. Aranguren G., Nozal L.A.L., Basogain X., Martin J.L., and Arroyabe J.L. Hardware implementation of a pipeline fuzzy controller and software tools. Fuzzy Sets and Systems 128 (2002) 61-79
3. G. Ascia, V. Catania, A pipeline parallel architecture for a fuzzy inference processor, in: Proc. Ninth IEEE Internat. Conf. Fuzzy Systems, San Antonio, TX, 2000, pp. 257-262.
4. G. Ascia, V. Catania, A general purpose processor oriented to fuzzy reasoning, in: Proc. 10th IEEE Internat. Conf. on Fuzzy Systems, Melbourne, Australia, 2001, pp. 352-355.
5. Ascia G., Catania V., Panno D., Ficili G., and Palazzo S. A VLSI fuzzy expert system for real-time traffic control in ATM networks. IEEE Trans. Fuzzy Systems 5 (1997) 20-31
6. A. Banaiyan, S.M. Fakhraie, H.R. Mahdiani, Cost-performance co-analysis in VLSI implementation of existing and new defuzzification methods, in: Proc. Internat. Conf. Computational Intelligence for Modeling, Control and Automation, Vienna, Austria, 2005, pp. 828-833.
7. A. Banaiyan, H.R. Mahdiani, S.M. Fakhraie, Software implementation issues of existing and new defuzzification methods, in: IEEE Internat. Conf. Fuzzy Systems, Vancouver, Canada, 2006, pp. 1817-1822.
8. Bensaid A.M., Hall L.O., Bezdek J.C., Clarke L.P., Silbiger M.L., Arrington J.A., and Murtagh R.F. Validity-guided (re)clustering with applications to image segmentation. IEEE Trans. Fuzzy Systems 4 (1996) 112-123
9. Cardarilli G., Re M., and Lojacono R. VLSI implementation of a real time fuzzy processor. J. Intelligent Fuzzy Systems 6 (1998) 389-401
10. C. Chantrapornchai, S. Tongsima, E.H.M. Sha, Rapid prototyping for fuzzy systems, in: Proc. 6th Great Lakes Symp. VLSI, Ames, IA, 1996, pp. 234-239.
11. Costa A., De Gloria A., Giudici F., and Olivieri M. Fuzzy logic microcontroller. IEEE Micro 17 (1997) 66-74
12. R. D'Amore, A bit scalable architecture for fuzzy processors with three inputs and a flexible fuzzification unit, in: Proc. 13th Symp. Integrated Circuits and Systems Design, Manaus, Brazil, 2000, pp. 29-34.
13. D'Amore R., Saotome O., and Kienitz K.H. A two-input, one-output bit-scalable architecture for fuzzy processors. IEEE J. Design Test Comput. 18 (2001) 56-64
14. W.D. Dettloff, K.E. Yount, H. Watanabe, A fuzzy logic controller with reconfigurable, cascadable architecture, in: Proc. IEEE Internat. Conf. Computer Design: VLSI in Computers and Processors, Cambridge, MA, 1989, pp. 474-478.
15. Falchieri D., Gabrielli A., and Gandolfi E. Very fast rate 2-input fuzzy processor for high energy physics. Fuzzy Sets and Systems 132 (2002) 261-272
16. E. Frias-Martinez, Real-time fuzzy processor on a DSP, in: Proc. IEEE Internat. Conf. Emerging Technologies and Factory Automation, Antibes-Juan les Pins, France, 2001, pp. 403-408.
17. M. Hamzeh, Design and implementation of a fuzzy processor for real-time systems, M.Sc. Thesis, University of Tehran, 2008.
18. Hamzeh M., Fakhraie S.M., and Lucas C. Soft real-time fuzzy task scheduling for multiprocessor systems. Internat. J. Intelligent Technol. 2 (2007) 211-216
19. F. Homburg, R. Palomera-Garcia, A high speed scalable and reconfigurable fuzzy controller, in Proc. Internat. Symp. Circuits and Systems, Bangkok, Thailand, 2003, pp. 797-800.
20. C. Hung-Pin, L. Chiung-San, High speed multistage fuzzy hardware architecture for fuzzy logic control, in: Proc. IEEE Internat. Conf. Systems, Man, and Cybernetics, Nashville, TN., 2000, pp. 3710-3715.
21. H. Ikeda, N. Kisu, Y. Hiramoto, S. Nakamura, A fuzzy inference coprocessor using a flexible active-rule-driven architecture, in: Proc. IEEE Internat. Conf. Fuzzy Systems, San Diego, 1992, pp. 537-544.
22. C.J. Jiménez, S.S. Solano, A. Barriga, Hardware implementation of a general purpose fuzzy controller, in: Proc. 6th IFSA World Congress, Sao Paulo, Brazil, 1995, pp. 185-188.
23. I. Kalaykov, B. Iliev, R. Tervo, DSP-based fast fuzzy logic controllers, in: Proc. Third European DSP Education and Research Conf., Paris, France, 2000, CDROM.
24. Kandel A., and Langholz G. Fuzzy Hardware: Architectures and Applications. first ed. (1997), Kluwer Academic Publishers, Norwell, MA
25. Lee C.C. Fuzzy logic in control systems: fuzzy logic controller (parts I and II). IEEE Trans. Systems Man Cybernet 20 (1990) 404-432
26. C.S. Lee, Y.H. Kuo, P.A.T. Yu, Weighted fuzzy mean filter for heavy-tailed noise removal, in: Proc. ISUMA-NAFIPS, Baltimore, MD, 1995, pp. 601-606.
27. Maeda H., and Murakami S. The use of a fuzzy decision-making method in a large-scale computer system choice problem. Fuzzy Sets and Systems 54 (1993) 235-249
28. H.R. Mahdiani, A. Banaiyan, S.M. Fakhraie, Hardware implementation and comparison of new defuzzification techniques in fuzzy processors, in: IEEE Internat. Symp. Circuits and Systems, Island of Kos, Greece, 2006, pp. 4619-4622.
29. M. McKenna, B.M. Wilamowski, Implementing a fuzzy system on a field programmable gate array, in: Proc. Internat. Joint Conf. Neural Networks, Washington, DC, USA, 2001, pp. 189-194.
30. Mulder J.M., Quach N.T., and Flynn M.J. An area model for on-chip memories and its application. IEEE J. Solid-State Circuits 26 (1991) 98-106
31. V. Murssan, X. Wang, J.J. Yan, ASIC design of fuzzy logic controller, in: Proc. Internat. Conf. Control and Applications, Hawaii, USA, 1998, pp. 93-97.
32. Nedjah N., and Mourelle L.M. Evolvable machines: theory & practice. Studies in Fuzziness and Soft Computing Series. first ed. (2004), Springer, Berlin, Heidelberg
33. Nikolos D., and Vergos H.T. On the yield of VLSI processors with on-chip CPU cache. Trans. Comput. 48 (1999) 1138-1144
34. Salapura V. A fuzzy RISC processor. IEEE Trans. Fuzzy Systems 8 (2000) 781-790
35. Schmit H., and Thomas D.E. Synthesis of application-specific memory designs. IEEE Trans. Very Large Scale Integration (VLSI) Systems 5 (1997) 101-111
36. H. Shih-Hsu, L. Jian-Yuan, A high speed fuzzy inference processor with dynamic analysis and scheduling capabilities, in: Proc. IEEE Asia-Pacific Conf. Circuits and Systems, Tainan, Taiwan, 2004, pp. 961-964.
37. P. Shivakumar, N.P. Jouppi, CACTI 3.0: an integrated cache timing, power, and area model, Technical Report, Compaq Western Research Laboratory, CA, USA, 2001.
38. G. Reinman, N.P. Jouppi, CACTI 2.0: an integrated cache timing and power model, Technical Report, Compaq Western Research Laboratory, CA, USA, 2000.
39. Wada T., Rajan S., and Przybylski S.A. An analytical access time model for on-chip cache memories. IEEE J. Solid-State Circuits 27 (1992) 1147-1156
40. J. Weiwei, J. Dongming, Z. Xun, VLSI design and implementation of a fuzzy logic controller for engine idle speed, in: Proc. 7th Internat. Conf. Solid-State and Integrated Circuits Technology, Beijing, China, 2004, pp. 2067-2070.
41. Wilton S.J.E., and Jouppi N.P. CACTI: an enhanced cache access and cycle time model. IEEE J. Solid-State Circuits 31 (1996) 677-688
42. Zadeh L.A. Outline of a new approach to the analysis of complex systems and decision processes. IEEE Trans. Systems Man Cybernet SMC-3 (1973) 28-44
43. Zadeh L.A. Fuzzy logic, neural networks, and soft computing. Comm. ACM 37 (1994) 77-84